

UNCLASSIFIED

AD 294 921

*Reproduced
by the*

**ARMED SERVICES TECHNICAL INFORMATION AGENCY
ARLINGTON HALL STATION
ARLINGTON 12, VIRGINIA**



UNCLASSIFIED


NOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U. S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.

63-2-3


294 921

CATALOGED BY ASIIM
AS AD No. 1

294921



AIR UNIVERSITY
UNITED STATES AIR FORCE



SCHOOL OF ENGINEERING

WRIGHT-PATTERSON AIR FORCE BASE, OHIO

JAN 30 1963
REGULUS LIBRARY
TISIA

**Presented to the Faculty of the School of Engineering of
the Institute of Technology
Air University
in Partial Fulfillment of the
Requirements for the
Master of Science Degree
in Electrical Engineering**

**IMPROVEMENT OF THE IBM 1620 SPS
PROCESSOR**
THESIS

**GE/EE/62-5 Leland G. Fay
 Capt USAF**

Graduate Electronics

12 December 1962

Preface

The selection of this thesis project came as a result of an interest in the growing importance of computer programming in the fields of weapon system development and operations research. When this topic was brought to my attention by Professor C. H. Houpis it seemed like an excellent opportunity to become familiar with the problems involved in the application of computer programming techniques to these fields.

The excellent facilities available at Wright Field made the preparation of this thesis substantially easier. Of particular importance were the 7090 Data Processing System and the auxiliary input/output equipment that were used for numerous assemblies of my computer program. By their willingness to cooperate in the use of their equipment the personnel of the Analysis Branch, ASNCDA contributed immeasurably to this project.

A great deal of thanks goes to Lt. Richard L. Pratt, my faculty advisor, for all his assistance and encouragement in the preparation of this thesis. Only through his guidance was I able to learn in sufficient time the fundamentals of computer programming and analysis that enabled me to conduct an independent research in this area. His suggestions and knowledge of computer programming saved me many hours of lost labor

and effort throughout the thesis investigation.

Special thanks go...to my wife for her patience throughout the past year and a half and for typing this thesis...and to my children for their hours of forgone "playtimes".

And last is a vote of confidence to the AFIT 1620 computer which has been my constant companion (friend and foe) throughout these past five months.

Leland G. Fay

Contents

	<u>Page</u>
Preface.....	ii
List of Figures.....	v
List of Tables.....	vi
Abstract.....	vii
I. Introduction.....	1
II. Terminology.....	5
III. General Procedures.....	17
IV. Methodology.....	22
V. Program Checkout.....	41
VI. Results, Conclusions and Recommendations...	63
Bibliography.....	68
Appendix A.....	70
Appendix B.....	76
Appendix C.....	102
Appendix D.....	114
Vita.....	157

List of Figures

<u>Figure</u>		<u>Page</u>
1	Instruction Format.....	5
2	Alphameric Codes.....	7
3	Storage Layout of 1620/1710 SPS Processor.....	24
4	Recoding.....	26
5	Routines Designed to Search the Symbol Table.....	33
6	Flow Diagram of the Routine Type-Out Source Statement.....	40
7	Routine to Type-Out Source Statement...facing	39
8	Test Program for Phase I.....	42
9	Processor Instruction Routines.....	44
10	Instruction Routine Test Program.....	45
11	Error Handling Procedure Test Program.....	47
11a	Phase V Overall Operation Test Program.facing	48
12	Operation of Program Switches.....	97
13	1620 Data Processing System.....	71
14	The IBM 7090 Data Processing System.....	72
15	The IBM 1401 Data Processing System.....	73
16	The IBM 870 Document Writing System.....	74
17	The IBM 407 Accounting Machine.....	75
18	Input Routine Flow Diagram.....	99
19	Load Label Routine Flow Diagram.....	100
20	DEND/TCD Routine Flow Diagram.....	101

List of Tables

<u>Table</u>		<u>Page</u>
I	Mnemonic Operation Codes.....	9
II	Unique Mnemonic Operation Codes.....	11

Abstract

The IBM 1620 SPS Processor Program is examined to determine the possibility of shortening the program and of increasing the capability of the processor. SPS programming and coding techniques used to accomplish these ends are described and illustrated. Program checkout procedures are explained and the modified processor is redesignated the AFIT Version of the 1620 SPS Processor. Operating instructions and a listing of the program are included.

IMPROVEMENT OF THE IBM 1620 SPS PROCESSOR

I. Introduction

The purpose of this thesis project is to improve the IBM 1620 SPS Processor Program. A full appreciation of the problems encountered in this study requires complete familiarity with the IBM 1620 Data Processing System and the IBM 1620/1710 Symbolic Programming System. No attempt will be made to present a detailed breakdown of these systems, but those system aspects central to the problem under investigation will be discussed in context.

The IBM 1620 Data Processing System is a small electronic digital computer system designed for technical and scientific applications. For the purposes of this investigation the configuration of this system will include the IBM 1620 Central Processing Unit, and the IBM 1622 Card Read-Punch Unit which provides the punched card input and output for the processing system.

One of the programming systems designed for the IBM 1620 Data Processing System has been designated the 1620/1710 Symbolic Programming System. The complete system consists of the symbolic language used by the programmer in writing a source program, the library of subroutines and linkage instructions, and the processor

program which translates the symbolic language used by the programmer into the operating machine language of the 1620 (Ref 5:5).

This thesis investigation concerns itself with the modification of the processor program only.

The criteria established for the improvement of the IBM SPS Processor program were that the processor program would (1) occupy less space in core storage, and (2) have an increased performance capability. The adoption of these criteria resolved the thesis study into four major areas of investigation. These were:

1. To shorten the SPS Processor program so that it would occupy less memory storage space without reducing the capability of the processor.
2. To increase the capability of the SPS processor by incorporating the necessary coded routines or modifications into the processor program.
3. To perform a functional and operational checkout of the modified processor program using standard computer procedures.
4. To prepare a compiled list of operating procedures for the modified processor program for use with the 1620 computer facility at the Institute of Technology.

Since the importance of this study rests on the results achieved and the methodology employed, the thesis has been divided into chapters, each reflecting a particular aspect of the methods and techniques employed in this investigation.

Chapter two defines the terms and concepts most frequently used in this report. It includes a functional and operational description of 1620 Data Representation, the Symbolic Programming System and the SPS Processor.

Chapter three describes the basic programming process and associated equipment that was utilized in modifying the IBM 1620 SPS Processor Program.

Chapter four consists of two parts. Part one describes the concepts, methods and coding techniques employed to shorten the IBM SPS Processor Program. Part two outlines the computer programming and coding techniques utilized to increase the capability of the SPS processor.

Chapter five outlines the checkout procedures and techniques that were used to test the modified program.

Chapter six is a summary of the results obtained by employing the methods and techniques outlined in the preceding chapters. This chapter essentially itemizes the major improvements and modifications incorporated into the AFIT Version of the SPS Processor Program.

The appendix contains a compiled set of operating instructions and a detailed description of the AFIT Version of the 1620 SPS Processor Program. A label reference index and a program listing of the AFIT Version of 1620 SPS are also included.

The thesis as outlined above essentially provides a step by step analysis of the procedures, methods, and techniques of computer analysis and programming that led to the improvement of the IBM 1620 SPS Processor Program and resulted in the AFIT Version of 1620 SPS.


II. Terminology

This chapter is intended to serve as a reference for the terms and concepts utilized throughout the remainder of this thesis report. Those persons thoroughly familiar with the Symbolic Programming System and the 1620 Data Processing System may desire to proceed directly to chapter III.


This chapter will discuss three topics - 1620 Data Representation, the Symbolic Programming System, and Processor Operation.

1620 Data Representation

Instruction Format. A 12-digit machine language instruction consisting of a 2-digit operation (OP) code, a 5-digit "P" address and a 5-digit "Q" address is used in the IBM 1620. The core storage format of the instruction is illustrated in Figure 1 (Ref 6:11).



Data Fields. All data can be classified as digits, fields or records, depending on the manner in which they are addressed. Each core storage position is addressable and can store one digit of information. A field consists of a number of consecutively addressed digits that are processed from right to left until terminated by a flag bit.



A record consists of a field or fields of data that are grouped for transmission. Internal records are processed from left to right until terminated by a record mark.

Operation Mode. The IBM 1620 can operate in either the numeric or alphabetic mode when reading or writing data; the mode is designated by the input/output instruction. In the alphabetic mode two digits of core storage are required to represent a character. Figure 2 shows the digits that are assigned to represent the alphabetic characters used in the 1620. Use of the alphabetic mode of operation permits program statements to be written in a symbolic language more meaningful and easier to handle than the numerical machine language (Ref 6:7-8).

Two-Digit Representation	b	Alphameric Character
00	b	
03	.	
04)	
10	+	
13	\$	
14	*	
20	-	
21	/	
23	,	
24	(
33	=	
34	@	
41	A	
42	B	
43	C	
44	D	
45	E	
46	F	
47	G	
48	H	
49	I	
50	O	
51	J	
52	K	
53	L	
54	M	
55	N	
56	O	
57	P	
58	Q	
59	R	
62	S	
63	T	
64	U	
65	V	
66	W	
67	X	
68	Y	
69	Z	
70	O	
71	I	
72	2	
73	3	
74	4	
75	5	
76	6	
77	7	
78	8	
79	9	

} Minus
0 through 9

} Plus or unsigned
0 through 9

Fig. 2
Alphameric Codes

Symbolic Programming System

The Symbolic Programming System is designed to simplify the preparation of programs for the 1620 Data Processing System. The symbolic language is the notation in which the programmer codes the program and is in the form of mnemonic operation codes and a combination of fixed and free format statements. A program written in this manner which is intended for translation into machine language is called a "source" program.

Program Statements. There are three general types of statements, which are based on the type of operation code, that comprise the source program: (1) Area Definition Statements, which correspond to declarative operation codes, are used to define work areas and input/output areas. (2) Instruction Statements, which correspond to imperative op-codes, specify the job the object program is to perform; these are classified as arithmetic, internal data transmission, branch, and program control instructions. (3) Processor Control Statements, which correspond to the control op-codes, provide the programmer with control over portions of the assembly process (Ref 18:1,3).

For convenience a functional listing of 1620 mnemonic operation codes is included in Table 1 on page 9. Table 2 on page 11 lists the unique mnemonic operation codes that are provided in the Symbolic Programming System.

Table I
Mnemonic Operation Codes
I. Area Definitions

Operation Code	Description
DS & DAS & DSS	Define Symbol
DC & DAC & DSC	Define Constant
DSA	Define Symbolic Address
DSB	Define Symbolic Block
DNB	Define Numeric Blank

2. Arithmetic Instructions

Mnemonic Operation Code	Numeric Operation Code	Description
A	21	Add
AM	11	Add Immediate
S	22	Subtract
SM	12	Subtract Immediate
C	24	Compare
CM	14	Compare Immediate
M	23	Multiply
MM	13	Multiply Immediate
LD	28	Load Dividend
LDM	18	Load Dividend Immediate
D	29	Divide
DM	19	Divide Immediate

3. Internal Data Transmission

Mnemonic Operation Code	Numeric Operation Code	Description
TD	25	Transmit Digit
MF	71	Move Flag
TDM	15	Transmit Digit Immediate
TF	26	Transmit Field
TFM	16	Transmit Field Immediate
TR	31	Transmit Record
TNS	72	Transfer Numerical Strip
TNF	73	Transfer Numerical Fill

4. Branch Instructions

B	49	Branch
BNF	44	Branch No Flag
BNR	45	Branch No Record Mark
BD	43	Branch on Digit
BI	46	Branch Indicator
BNI	47	Branch No Indicator
BT	27	Branch and Transmit
BTM	17	Branch and Transmit Immediate
BB	42	Branch Back

5. Program Control Instructions

K	34	Control
SF	32	Set Flag
CF	33	Clear Flag
H	48	Halt
NOP	47	No Operation

6. Processor Control Operation Codes

Operation Code	Description
DORG	Define Origin
HEAD	HEAD
TCD	Transfer Control and Load
TRA	Transfer to Return Address
DEND	Define END

Table II
Unique Mnemonic Operation Codes
1. Unique Input/Output Mnemonic

OP Code		Description
RNTY	Read Numerically	Typewriter
RNCD	Read Numerically	Card Reader
WNTY	Write Numerically	Typewriter
WNCD	Write Numerically	Card Punch
DNTY	Dump Numerically	Typewriter
DNCD	Dump Numerically	Card Punch
RATY	Read Alphamerically	Typewriter
RACD	Read Alphamerically	Card Reader
WATY	Write Alphamerically	Typewriter
WACD	Write Alphamerically	Card Punch

2. Unique Typewriter Control Mnemonic

TBTY	Tabulate	Typewriter
RCTY	Return Carriage	Typewriter
SPTY	Space	Typewriter

3. Unique Branch Indicators

BH	Branch High
BE	Branch Equal
BNN	Branch Not Negative
BP	Branch Positive
BZ	Branch Zero
BV	Branch Overflow
BXV	Branch Exponential Overflow
BA	Branch Any
BNL	Branch Not Low
BC1	Branch Console Switch 1 ON
BC2	Branch Console Switch 2 ON
BC3	Branch Console Switch 3 ON

3. Unique Branch Indicators (cont.)

OP Code	Description
BC4	Branch Console Switch 4 ON
BNH	Branch Not High
BNP	Branch Not Positive
BNE	Branch Not Equal
BNZ	Branch Not Zero
BNV	Branch No Overflow
BNXV	Branch No Exponential Overflow
BNA	Branch Not Any
BL	Branch Low
BN	Branch Negative
BNC1	Branch Console Switch 1 OFF
BNC2	Branch Console Switch 2 OFF
BNC3	Branch Console Switch 3 OFF
BNC4	Branch Console Switch 4 OFF
BLC	Branch Last Card
BNLC	Branch Not Last Card

Statement Format. Each statement except a comment statement may consist of a label field, an operation code field and an operands field.

A Label Field is used to associate a name with a statement to allow a symbolic reference to the statement. Only statements referred to elsewhere in the program need be labeled.

The Operation Code Field contains the actual two-digit numerical operation code or the mnemonic representation of the operation code to be performed.

The Operands Field is used to specify the information that is to be operated upon. The field will contain symbolic or absolute addresses, area sizes, instruction modifiers, or constants.

Asterisks. In order to eliminate the necessity for too many labels, an asterisk (*) is used for addressing relative to the instruction in which the asterisk is contained.

When the asterisk address is used with either area definition or control statements, it references the low order (rightmost) position of the field last defined.

For example the statements

```
TFM START,0  
DC 1,@,*
```

produce the instruction 16018760000# where START equals 01876 (Ref 5:14).

Address Adjustment. Address adjustment, which is permitted with all addresses, actual, symbolic, or asterisk, is used to direct the processor to adjust the addresses of operands arithmetically. This feature reduces the number of symbols necessary for a source program by providing a means to reference a location a given number of positions away from a specific address. For example in the statements

TBTY
DC 1,7,*-5

the address assigned the constant 7 is 5 digits less than the address of the low order position of the TBTY statement. The assembled instruction appears as 34 0000700108 (Ref 5:15).

Important Instructions. Instructions that are used quite frequently in the examples and illustrations throughout this thesis are defined below.

The Branch (B-49) instruction causes an unconditional branch to the instruction at the P address, which is the next instruction to be executed. The Q part of the instruction is not used.

The Branch and Transmit (BT-27) instruction accomplishes three things: (1) The address of the next instruction in sequence is saved. (2) The instruction at the P address is the next one executed. (3) The data in the field at the Q address is transmitted to the P address minus one and to successively lower core storage positions.

This instruction is used to branch to subroutines.

The Branch Back (BB-42) instruction causes the computer to branch unconditionally to the instruction at the address saved by the Branch and Transmit instruction. This instruction is used to return from a subroutine.

The Transmit Field (TF-26) instruction causes the data field at the Q address to be transmitted to the field at the P address.

The Transmit Record (TR-31) causes the data at the Q address to be transmitted to the P address and successively higher core storage positions until terminated by a record mark (Ref 6:21-27).

A Define Origin (DORG) statement instructs the processor to override its automatic assignment of storage and to begin the assignment of succeeding instructions at the location specified in the operand.

A Define Constant (DC) statement is used to enter numerical constants into the object program, and to assign names to the constants.

A Define Symbol (DS) statement is used to define symbols used in the source program by assigning storage addresses or values to symbolic addresses or labels. It also assigns storage for input, output, or working areas (Ref 5:17-20,37).

Processor Operation

The processor is the 1620 machine language program which performs the function of translation and assembly. The processor takes the source program in symbolic language, converts the mnemonic codes into machine language codes, assigns addresses in core storage to instructions and symbols, and assembles a machine language program known as the "object" program (Ref 18:2). The general operation of the processor in performing these functions is described below.

The processing of a source program is accomplished in two passes. A statement is read, and if the statement is not a comment the operation code field is identified by a search through the operation code table. Each entry of this table contains the mnemonic code and a code digit to indicate the routine which processes this class of instructions. When the correct op code has been identified a branch to the routine that will process that class of instructions is executed.

During pass I, after the statement has been processed by the appropriate routine and the address counter has been adjusted, a branch is made to the label loading routine. In this routine the label is first tested to see if it is blank, and if it is, a branch to process the next statement occurs. If the label is not blank a search is made of the symbol table. If the label is

already present, it is multiply defined, and the statement is treated as if it had a blank label. If the label is not already present, and space is available in the table, the label is placed in the table together with its assigned address.

During pass II the instruction operands are scanned and assembled by a closed subroutine which operates as follows: The operand field is scanned and the characters are collected and examined. If the characters represent a symbol, the symbol table is searched for equivalence, and if the symbol is not found, the symbol is undefined. If the symbol is present, its assigned address is stored and address adjustment, if designated, is performed. After all symbols in the field have been collected and evaluated, a branch back from the routine occurs, and the instruction is then assembled and readied for output (Ref 17:10-15).

III. General Procedure

The purpose of this chapter is to outline the chief steps of the thesis investigation. The chapter will describe the basic computer programming process and the associated equipment that was utilized in modifying the IBM 1620 SPS Processor Program. Photographs and descriptions of this equipment are included in Appendix A.

Analysis of the Processor Program

The first step in the programming process consists of analyzing a listing of the processor program to determine possible areas of modification. This listing can be obtained from the IBM Program Library or can be printed on the IBM 407 accounting machine from the SPS Processor Source deck. For this thesis project the program was analyzed in terms of the two major areas of investigation that were described in chapter I - to determine how the program could be shortened and its capability increased.

Modification of the Processor Program

After completion of the initial analysis the program changes must be converted to coded instructions and incorporated into the processor program. At this point the basic techniques of computer programming and coding which are described in detail in chapter IV are applied. Since many listings of the program will be made during

the course of the programming process, the number of modifications made on any particular listing is a matter of convenience.

Preparation of the Source Deck for a New Listing

The coded instructions that were prepared in step two must now be punched on IBM cards and inserted in the SPS source deck as modifications to the program. After all desired changes and deletions have been made the SPS source deck can be used to obtain a new listing. If further modifications are planned the listing is made on the IBM 407 and the foregoing procedure repeated until all changes have been incorporated.

Program Assembly

When all modifications have been incorporated into the processor source deck the program is assembled on the computer. Due to the number of symbols used in the modified processor program the IBM 1620 could not be used; consequently all assemblies were performed on the IBM 7090 Data Processing System. The input data consisted of the 7090 processor card deck and the modified SPS processor source deck. Since the input to the 7090 is from tape only, off-line card-to-tape conversions were performed on the IBM 1401 Data Processing System.

The output of the 7090 is a listing of the original input data and the assembled machine language instructions, written on another tape for off-line reproduction. Under

control of the IBM 1401, the IBM 1402 Card Read-Punch and the IBM 1403 Printer are used to convert this tape listing to an output object deck and a printed listing.

The complete assembly process using the IBM 7090 is accomplished by the Analysis Branch, ASNCDA.

7090 Listing

The output listing of the 7090 contains the source statements in SPS format and the machine language instructions and storage addresses of the processor program. Error messages, which are identified by five asterisks, are printed out and precede the statement in error. The symbol table and all undefined and multiply defined symbols are printed out at the end of the listing.

If there are an excessive number of errors in the listing the SPS source card deck should be modified and a new assembly made. If there are few errors, corrections can be made by inserting patch cards in the 7090 output object deck.

Program Checkout

The 7090 output object deck is now loaded into the IBM 1620 computer and standard computer techniques utilized to check out the new processor. The checkout procedures* are used in conjunction with the printed listing obtained

*The checkout procedures are described in detail in chapter V.

from the 7090 to trouble-shoot the processor program. As errors in the program are encountered, corrections are made to the listing by rewriting the necessary coded instructions. When a number of corrections have been accumulated, the modifications should be punched on cards, inserted in the SPS processor source deck and the entire programming process repeated to obtain a corrected object deck.

This process is continued until an operational processor program is obtained that incorporates all the desired modifications and changes.

Write Up

As the processor is being tested the operating procedures and techniques that best incorporate the modifications into a workable program are being formulated. When the optimum combination of convenience, flexibility and capability has been obtained, a list of operating instructions and a description of the modifications in the program are compiled into a reference manual for general distribution at the computer facility.

Program Library

In order to maintain the sequence of the coded statements the final processor program is renumbered using the 1620 Sequence Puncher Program. This program assembles a new source deck that contains the statement numbering

sequence designated by the operator. Since the 1620 output card deck is unprinted, the IBM 557 Alphabetic Interpreter must then be used to print the coded statements on the punched cards. The numbered and printed source deck is then used to obtain a final numbered listing from the 7090 for inclusion in the Program Library.

As an optional enclosure a Label Reference Index can be prepared using a 1620 program written by Lt. Pratt. This program assembles an object deck containing a list of all symbols and the card numbers of every location in the program which refers to each symbol. Due to the number of symbols used in the AFIT Version of 1620 SPS additional memory space was required and the School of Logistics 1620 computer facility, which has 40,000 spaces of core storage, was utilized to assemble the program. A printed listing of the Label Reference Index was prepared from the object deck using the IBM 407.

IV. Methodology

This chapter consists of two parts. The first section describes the concepts, methods, and coding techniques that were utilized to shorten the IBM SPS Processor Program. The second part outlines the computer programming and coding techniques that were utilized to increase the capability of the IBM SPS Processor.

Although these two areas of investigation will be described separately in this chapter, they are closely interrelated. The techniques employed in shortening the processor program are equally applicable to the problem of programming and coding computer routines to increase the capability of the processor. Moreover the recoding procedure, which is used extensively as a shortening technique, is also utilized directly to incorporate major changes into the processor without the necessity of adding complete new routines to the program.

Shortening the IBM SPS Processor

As outlined in chapter II, the function of the processor program is to translate the symbolic language used by the programmer in his source program into the operating machine language of the computer. Since the central limitation of the size of a source program is the number of symbols that the computer can accept, there exists a definite trade-off problem between the size of

the symbol table and the length of the processor program. The essential feature of this problem is that the processor program, which only performs the necessary translation procedures, occupies a substantial amount of memory storage space. The significance of the problem is illustrated in Figure 3 on the next page, which indicates that the processor program occupies approximately 17,500 of the 20,000 memory spaces available in the 1620 Data Processing System. If the processor program could be shortened by modification that would not alter the capability of the processor, additional storage space would be available in the symbol table for programming longer and more complicated problems. The remainder of this chapter will examine the programming techniques utilized to modify the processor program.

The programming techniques that were applied to the IBM SPS Processor Program were employed on the basis of the following criterion: "Given a fairly efficient program written in a straightforward manner, it is usually possible to rewrite the program in fewer instructions, but the rewritten program will require increased execution time." In general however, the percentage of decreased space will be considerably larger than the percentage of increased execution time (Ref 4:2).

Since the limitation of memory capacity for the source program symbol table is the most stringent restriction upon

the SPS programmer, the processor program was rewritten to optimize storage space and the penalty of increased execution time, when it occurred, was accepted. In many cases, however, execution time was actually decreased due to better programming.

<u>Program</u>	<u>Storage Addresses</u>
Arithmetic Tables-----	00000 - 00401
Input/Output Areas, Work Storage, Constants-----	00402 - 01779
Processor Program Instructions-----	01780 - 15403
Input/Output Areas, Work Storage Constants-----	15404 - 15844
Operation Code Table (Mnemonics)----	15845 - 17516
Symbol Table-----	17517 - 19999

Fig. 3

Storage Layout of 1620/1710 SPS Processor

Six different techniques were employed in shortening the processor program. These were: (1) Recoding, (2) Optimum use of all portions of an instruction, (3) Redefinition of origin to optimize storage, (4) Optimum use of programmed switches, (5) Looping, and (6) Subroutine formulation (Ref 11:2-6).

The application of these techniques comprised a substantial portion of the thesis investigation; therefore a detailed explanation of the techniques and an illustration of their application to the IBM SPS Processor will be presented in this chapter.

The subroutine and looping techniques accomplished the most significant results in shortening the processor program. The other methods, although less important, were useful coding techniques that were applied to the processor and to the routines formulated using the subroutine and looping methods. In order that the minor techniques will be recognized and appreciated when they appear in the subroutine and looping illustrative examples, they will be discussed first.

Recoding. This technique consists of altering instruction combinations that satisfy the logic of a particular program or routine. It was possible to conserve memory storage by altering the particular logic and/or utilizing different instructions in a different sequence to accomplish the same function.

This technique was applied to the routine in Figure 4 which used the last digit of the op-code field to branch to the correct routine to process an instruction. These routines accomplish the same function in both processors, but the AFIT Processor utilizes 64 fewer spaces in core storage.

<u>IBM PROCESSOR</u>			<u>AFIT VERSION OF 1620 SPS</u>		
GOODB	OK	TFM GOODB+6,BTBL	OK	TFM GOOD1+11,BTBL	
	TD	GOODB+11,ZEP0+30	TD	GOODB+11,ZEP0+30	
	A	GOODB+5,GOODB+11	GOODB	MM *+9,500,810	
	B	,,10		A GOOD1+11,99	
	B	TRA	GOOD1	TF GOOD2+6	
	DORG	*-1	GOOD2	B	
	D	ADC		DORG	*-4
	DORG	*-1		DSA	MACRO
	B	MACRO		DSA	TRA,INST,BI,BNI
	DORG	*-1		DSA	RDW,K
	B	INST	BTBL	DSA	DSDNB,DAS,DC,DAC,
	DORG	*-1		DSA	DSA
	B	BI		DSA	DSB,DORG,DEND,
	DORG	*-1			HEADER,MORG
	B	BNI			
	DORG	*-1			
	B	RDW			
	DORG	*-1			
	B	K			
	DORG	*-1			
	B	DSDNB			
	DORG	*-1			
	B	DAS			
	DORG	*-1			
	B	DC			
	DORG	*-1			
	B	DAC			
	DORG	*-1			
	B	DSA			
	DORG	*-1			
	B	DSB			
	DORG	*-1			
	B	DORG			
	DORG	*-1			
	B	DEND			
	DORG	*-1			
	B	HEADER			
	DORG	*-3			

Fig. 4
Recoding

A second aspect of the recoding technique involves the elimination of the asterisk address adjustment feature from the majority of instructions in the processor. This improved the readability of the processor and made modification and coding simpler; however the number of symbols required was substantially increased. The following routine which handles the typed output for the DSA statements illustrates the application of this technique.

<u>IBM SPS PROCESSOR</u>		<u>AFIT VERSION OF THE SPS</u>
TYPDSA	BNC1 PCON	TYPDSA BNF PCON,PRSW
TFM	*+47,ZEPO	TFM B45+11,ZEPO
WATY	CLERER+45	A22 WATY CLERER+45
AM	*+23,5	AM B45+11,5
TF	TYPADD-1	B45 TF TYPADD-1
WNTY	TYPADD-5	WNTY TYPADD-5
TF	*+35,*-13	TF B47+11,B45+11
AM	*+23,1,10	AM B47+11,1,10
BNR	*+20	B47 BNR B46
B	PCON	B PCON
DORG	*-3	DORG *-3

Optimum Use of all Portions of an Instruction. The use of declarative statements and address adjustment allows the assignment of constants and work areas within the unused portions of other instructions.

EXAMPLES: (X indicates an unused position)

<u>SPS</u>	<u>UNOPTIMIZED MACHINE LANGUAGE INSTRUCTIONS</u>
HI TBTY	34 XXXXX X01X8
PICKUP DS 5, *-5	
.	
.	
.	
G30 H	48 XXXXX XXXXX
SEVENS DC 7,7070707, *	
.	
.	
.	
BNC4 A4	47 AAAAAA X04XX
CNTR DS 2, *	
.	

In the first example the symbol PICKUP is assigned a position within the unused portion of the instruction TBTY. The five digit area occupies the P address of the TBTY instruction.

In the second example the HALT instruction utilizes only 2 of the 12 machine language digits, consequently seven digits of the instruction are used for defining a constant labeled SEVENS. The resulting machine language instruction would be 48 000~~7~~070707.

In the third example the symbol CNTR is assigned the location of the last two digits of the preceding instruction. A one-digit constant could be assigned the

Q₇ position of the instruction since this space is also unused.

Maximum use of this technique, particularly in the modifications that were added to the processor, eliminated unnecessary storage requirements.

Redefinition of Origin to Optimize Storage. This technique allows the unused portion of certain instructions to be eliminated in core storage. All instructions in the IBM 1620 are written in a 12-digit machine language format; however, in certain instructions the Q or P address is not used and a zero (00000) address is generated. A DORG statement (Define Origin) can be used to direct the processor to override its sequential assignment of storage and begin the assignment of succeeding instructions at the address specified in the operand of the DORG statement.

The DORG statement can be used to eliminate the unused portion of the Branch and Branch Back instructions.

```
B      START
DORG *-3
.
.
.
BB
DORG *-9
```

The "B" instruction uses only 7 of the 12 digits in the instruction format; consequently the redefinition of

the origin saves four positions of storage.

The BB instruction uses only 2 of the 12 digits; this allows a saving of ten positions.

Although these are the only two commands which allow this type of redefinition, and the IBM SPS Processor has been written utilizing this feature, this technique was applied successfully to all program modifications.

Optimum Use of Programmed Switches. The IBM SPS Processor used an indicator set to 0 or 1 to branch around those instructions that were not to be executed during pass I or II. The switch, which was 0 during the first pass, was set to 1 at the end of this pass to allow execution of the proper instructions for pass II. In the example that follows, during the second pass the Branch on Digit (BD) statement causes a branch around the instruction B LDLBL since at that time the program switch EJS has been set to 1.

EXAMPLE:

```
BD    PRDS, EJS
      B    LDLBL
      DORG *-3
PRDS BTM LINPRT, DODS
```

It was possible to optimize this programmed switch by using a record mark in place of the 1 and utilizing the Branch No Record Mark instruction:

BNR LDLBL, EJS
PRDS BTM LINPRT, DODS

This modification saves eight spaces, and since this routine was used quite frequently in the processor, a considerable amount of storage space was saved.

Looping. Looping is the ability to repeat an operation. Loops within a computer program enable the computer to return to an earlier part of a program and repeat certain steps with different input data; this allows the computer to perform long repetitious tasks with relatively short simple sets of coded instructions and consequently provides a means to conserve memory storage space.

The open subroutine printed below provides an excellent example of looping. This routine was added to the processor program to clear the area labeled INPUT prior to reading a statement from an input device.

G15	TFM SET,0,10
	TF INPUT-2,CLERER+9
	TF INPUT+10,CLERER+11
	TF INPUT+18,CLERER+7
	TFM AA2+6,INPUT+20
AA2	TFM , ,10
	AM AA2+6,2
	CM AA2+6,INPUT+140
	BL AA2
TYPE	DS 2,*
	BB
	DORG *-9

The BL (BRANCH LOW) instruction creates a loop back to the instruction labeled AA2 and allows the computer to repeat that sequence of operations immediately following AA2 as often as needed.

This particular technique proved extremely effective and was utilized extensively in modifying the IBM SPS Processor.

Formulation of Subroutines. A program which performs identical functions at various points within the program can be simplified by subroutining. Using this technique a function is coded only once and referenced freely, each reference affecting the program as though the function were coded completely at the place of reference.

A subroutine is a short sequence of coded instructions which performs a specific task. The subroutine is normally executed several times during the course of the main program and is incorporated into the program by a single coded instruction whenever the operation performed by the subroutine is desired. Since the subroutines are only coded once, memory space is conserved.

The processor program was analyzed to determine if additional subroutines could be formulated and considerable shortening was accomplished by the use of this method. In general, however, the original logic and coding had to be changed in order to create tasks that could be performed by identical procedures.

Figure 5 below is an example of two coded routines from the original processor that performed identical functions with different input data and a slightly different logic, and were designed to produce different results.

LBADD	TFM	*+23,SYMTBL	IT	TFM	*+23,SYMTBL
	BD	LBADDS		BD	SEIFIN
	BTM	EVALER,50000			*
	DC	1,-,*			*
LBADDS	TF	*+23, LBADD+23	SEIFIN	TF	*+23, IT+23
	TD	*+35		TD	*+35
	TF	LABCOM+11,*-1		TF	*+71,*-1
	TFM	*+47,,10		AM	*+59,,10
	A	*+35,*-1		A	*+47,*-1
	A	LABCOM+11,*+23		C	LABCTR,SEIFIN+47
	CM	COLL-17		BNE	*+36
	BNE	*+36		C	INPUT3
LABCOM	C	COLL-2		BE	ER10
	BE	LABOK		TF	IT+23,*-13
	AM	LABCOM+11,6,10		AM	IT+23,6,10
	TF	LBADD+23,LABCOM+11		B	IT+12
	B	LBADD+12		DORG	*-3
		DORG *-3			

Fig. 5
Routines Designed to Search the Symbol Table

These two routines were recoded into a single subroutine which resulted in reducing the length of the processor by approximately 100 spaces of core storage. The routine as it appears in the AFIT Version of 1620 SPS is printed on the next page.

IT	TFM	A63+11,SYMTBL
A63	BD	SEIFIN
D33	B	
	DORG	*-3
SEIFIN	TF	D24+11,A63+11
D24	TD	D25+11
	TF	D26+11,D24+11
D25	AM	D26+11,,10
	A	D26+11,D25+11
D28	D	LABCTR,D25+11
	BNE	D27
D26	C	INPUT3
D29	BE	BB
D27	TF	A63+11,D26+11
	AM	A63+11,6,10
	B	A63
	DORG	*-3

The subroutine technique can be extended to provide an option to branch from a subroutine to any position of a program rather than to the next instruction in sequence.

In this technique a Branch and Transmit Immediate instruction is used to branch to the desired subroutine. The Q address of the BTM instruction contains the address to which the subroutine may branch upon completion.

Example: Assume that an instruction, BTM CKREC, NASS, which is located in another part of the program, causes a branch to the routine CKREC listed on the next page.

CKREC	TF	BR1+6, *-1
	BNR	BR2, INPUT+22
BR1	B	
	DORG	*-3
BR2	CM	INPUT+22, 23, 10
	BE	BR1
	BB	
	DORG	*-9

As a result of this branch, the Q address NASS will be stored in the CKREC-1 position.

The TF instruction of the subroutine will transmit the address NASS to the branch instruction BR1+6.

The subroutine will perform the designated checks and depending on the results proceed to Branch Back or to Branch to the routine located at NASS.

Several subroutines were formed in this manner and a considerable saving of storage space was realized.

A third type of subroutine, the multiple use subroutine, also proved quite effective. This type of subroutine permits a BTM instruction to branch to various instructions within the routine, to allow execution of only a portion of the subroutine.

An example of this type of subroutine is given on the next page.

Example:

```
TABBY1  TBTY
         TBTY
         TBTY
         TF   G25+6,TABBY1-1
G25      B
         DORG *-3
G5       AM   ADDRS,5,10
SPAT     WNTY ADDRS-4
         SPTY
         BB
         DORG *-9
```

The following Branch and Transmit Immediate instructions were used to branch to this subroutine:

BTM TABBY1,G5 which allows the complete subroutine to be processed.

BTM TABBY1,*+12 which allows the three TBTY instructions to be executed and causes a branch to the instruction immediately following the BTM instruction.

BT SPAT, SPAT-1 which causes only the last portion of the subroutine to be processed.

A total of six subroutines were formed utilizing all of the techniques described in this chapter. This technique produced the greatest reduction in storage space.

Processor Capability

The second major area of investigation was to increase the capability of the SPS processor by incorporating the necessary coded routines or modifications into the

processor program. Suggestions were available from many sources, and ideas from my thesis advisor, reports from the various 1620 Users Group Meetings, and my own computer experience, were all used as a guide in modifying the program. In the final analysis all modifications were based on my own judgement, the only criterion being the desired result - a flexible, useful, processor program with an extended capability.

The problem of increasing the capability of the processor program was essentially the problem of writing a short computer program or routine to perform the function desired. This routine had to define in complete detail what the computer was to do under every conceivable combination of circumstances with all information fed into it.

The number of coded instructions required to perform a particular function varied according to the nature of the task. Since the computer executes instructions one after another, it was necessary to include in the program appropriate instructions to direct the computer to repeat, modify, or skip over certain instructions, depending on the intermediate results or circumstances.

The techniques described under part I of this chapter were equally applicable to the problem of writing computer routines. The subroutining and looping methods, combined with the other techniques of modifying instructions,

permitted a significant reduction in the number of instructions required to perform a specific function.

The general procedure utilized in preparing the routines was: (1) Establishment of the logical program segments to mechanize the operation to be performed, and (2) Arrangement of the coded instructions to satisfy the program logic.

It should be noted that this sequence of operations was repetitive in nature since the peculiarities of the machine logic often necessitated changes in the program logic.

Six new routines were added to the program that resulted in an increased capability for the processor. These routines provided a means to (1) find the size of memory, (2) perform an address check during pass II, (3) include an additional operation code in the program, (4) have the typewriter space over the seam in the paper while listing, (5) reduce the time required to type out a source statement, and (6) eliminate the necessity for a record mark at the end of a statement when utilizing typewriter input.


In addition the recoding procedure, which was used extensively as a shortening technique, was also utilized to increase the capability of the processor. Major changes were incorporated in many routines in the IBM Processor resulting in the addition of eight features to the processor program.

NAST	BNF	G26 , PRSW
	TF	LOPOUT , INPUT-2
	C	LOPOUT , CLERER+9
	BNE	G16
	TBTY	
G19	TF	LOPOUT , INPUT+10
	BD	G17 , LOPOUT-11
	TBTY	
ORDER	DC	4 , 1 , *-4
	B	G18
	DORG	*-3
G16	WATY	LOPOUT-8
	B	G19
	DORG	*-3
G17	WATY	LOPOUT-10
G18	TF	LOPOUT , INPUT+18
	WATY	LOPOUT-6
	BNR	B8 , INPUT+20
	B	A49
	DORG	*-3

Fig. 7
Routine to Type Out Source Statement

The routine in Figure 7 gives an example of several of the techniques described in part I of this chapter. This routine was included in the AFIT Version of the SPS Processor to allow the typewriter to tabulate (rather than space) to the proper position for type out of a statement if either the page-line field or the label field were blank. The function and logic of this routine is indicated in the flow diagram of Figure 6.

This routine is an excellent example of the trade-off problem of space, execution time and capability. The routine in the original processor accomplished the type out of the statement with fewer coded instructions, but the method of spacing rather than tabulating when blank fields were present was time consuming. To improve the performance of the SPS Processor additional instructions were added which decreased the computer execution time, and resulted in a faster listing due to the increased speed of the typewriter when tabulating. The increased storage requirement imposed by the additional instructions was a trade-off to obtain a reduction in the order of seconds of computer execution time.



V. Program Checkout

This chapter will discuss the sixth step of the programming process - checkout of the modified processor program. This step is a major area of investigation, constituting approximately one half of the total time expended on the programming effort, and requiring thorough knowledge of the operating procedures and techniques used to analyze programs in the computer.

An outline of computer operating instructions, equipment, capability, and program testing procedures is included in the IBM Reference Manual A26-4500-2, titled IBM 1620 Data Processing System. No attempt will be made in this chapter to write a definitive study or repetition of this manual; rather, a functional description of those features that proved most valuable to the thesis investigation will be presented. The remainder of this chapter, which is divided into three parts - test requirements, console operation, and debugging techniques - describes these features.

Test Requirements

Adequate checkout of the modified processor program depended on the test of the major individual routines that comprise the processor program. These individual routines were checked out by employing five phases of testing.

(1) Typical flow of the processor, (2) Check of specific routines that handled all instructions containing certain classes of op codes, (3) Error handling procedures, (4) Test of the specific changes and modifications to the processor program, and (5) Final recheck of the complete overall operation of the processor program.

The first phase of testing checked the typical flow of the processor by utilizing a short source program of known configuration to check the input/output routines of the processor. A typical configuration of this short source program is pictured in Figure 8 which shows a listing of the program obtained at the end of phase I.

```
END OF PASS I
01012 *START1 01023 CNTR1
    * INITIALIZATION
        D$RG 1000          01000
        RCTY                01000 34 00000 00102
        START1 TFM CNTR1,0   01012 16 01023 00000
        CNTR1 DS 5,*         01023 00005
        DEND START1         01012
END OF PASS II
```

Fig. 8
Test Program for Phase I

During Pass I checks were made to determine if (1) statements could be entered from the card reader and the typewriter, (2) error messages would be detected on correct source statements, (3) symbols would be entered into the

symbol table correctly.

During Pass II additional checks were made to determine if (4) the addresses in the statement operands would be evaluated correctly, (5) the type out of the source statements and the assembled instructions was correct, and (6) an uncondensed object deck could be punched.

Major errors were encountered during this phase of the testing and the debugging techniques described later in this chapter were employed extensively. Further checkout of the processor depended on establishing the correct I/O routines in order that all additional errors could be isolated to their respective routines.

Upon completion of phase I testing a check was performed on the specific routines that handled statements according to their class of op-code. The actual coding of the processor simplified this test materially, since only 17 routines process all 116 possible SPS operation codes. These 17 routines are listed in Figure 9 with their respective classes of instructions.

<u>Routine</u>	<u>Instruction</u>
MACRO	All macro-instructions
INST	All arithmetic and internal data transmission, some logic (Branch and Compare) instructions
BI	All Unique Branch Indicator ON MNEMONICS
BNI	All Unique Branch Indicator OFF MNEMONICS
RDW	Input/output instructions
K	Typewriter control instructions
DC	DSC and DC
DSDNB	DS,DSS,DBN
DAS,DAC,DSA,DSB,DORG DEND,HEADER,MORG,TRA	One routine for each instruction

Fig. 9
Processor Instruction Routines

All routines were tested by processing the appropriate instruction; where one routine handled multiple instructions one of each type was processed. For example: one arithmetic, one Transmit Field, one Branch, and one Compare instruction were used for testing the routine labeled INST; a DC and a DSC were used to test the DC routine. All statements were processed through the typical flow of the processor using phase I test criteria.

Figure 10 shows the listing obtained from a short program designed to test these instruction routines.

```

* INITIALIZATION
DORG 1000
START1 TFIU CNTR1
CNTR1 DS 5,1248
      START1,CNTR1
FA

TRA
AM   CNTR1,1
      START1
C   ALPHA,START1
BE   START1
BNH  START1
RATY START1
SPTY
RCTY
AREA3 DS 5,*-5
BLANKS DNB 6
AREA1 DAS 8()
DELTA DSS 7
END   DC 1
      DSC 25,
NNOTE1 DAC 19,NUMBER OF RECORDS @
      DSA END,ALPHA
DSB  15,2
MORG 2000
HEAD X
      END START1
LOAD SUBROUTINES
      01000
      01000 16 01248 00000
      01248 00005
      01012 16 02031 01035
      01024 49 02000 00000
      01031 00000 01000
      01038 00005 01248
      01042 36 00000 00500
      01054 49 00000 00000
      01066 11 01248 00001
      01078 49 01000 00000
      01090 24 01078 01000
      01102 46 01000 01200
      01114 47 01000 01100
      01126 37 01000 00100
      01138 34 00000 00101
      01150 34 00000 00102
      01156 00005
      01167 00006
      01169 0008-
      01328 00007
      01335 00001
      01336 00025
      01363 00019
      01404 00005
      01416 00005
      01424 00-015 00002
      02000
      01000

```

Fig. 10

Instruction Routine Test Program

The third phase of testing involved checkout of the error handling procedures. Statements containing one of each of the 14 possible errors were processed through the phase I test procedure. Where one error message reflected multiple possible errors, each type of error was processed. The test was designed to check detection of the error, type-out of the proper error message, and proper assembly of the machine language instructions based on the error code. The listing of the program used for checkout of the error handling procedures is shown in figure 11. Errors 9 and 13 were checked separately and are not included in the listing.

The fourth phase of testing was devoted to checkout of the specific modifications incorporated into the program to increase the capability of the processor. Checks were made to determine if they would actually perform the function they were programmed to perform. The specific routines that were checked are summarized in the next chapter under results.

As the routines were being tested the operating procedures that best incorporated the modifications into the processor program were also determined. These procedures became the operating instructions for the modified processor.

Since numerous modifications were added during each phase of testing, a complete recheck of the processor was required during Phase V. All previous test programs

```

* INITIALIZATION
DORG 1000
START1 TFM CNTR1
CNTR1 DS 5, 1248
ENDS TFM START1,CNTR1,7
END@ TFM START1,CNTR1,7
J C 10000*10000*100,START1
ENDS TA START1,CNTR1,7
H A CNTR1,$1START1
    TF STARTED,SCAN
I A 123456,START1
K A B88,START1
    TF STOP(),SCAN
DSA A,B,C,D,E,F,G,H,I,J,K
DSB 15
DC 52,
C DSC 52,
D DAC 52,
E DNB 52,
STOP DC 5
F DSC 2,
G DAC 4,
A DC 4,12345
B DSC 4,12345
SCAN DC 5,123456
    DAC 5,STOP
START1 TF STOP.SCAN
HEAD -
TIP$ B START1
TIP* B START1
TIP- B START1
TIP, B START1
123 B START1
DEND START1
END OF PASS1

```

01000 01000 16 C1248 00000
01248 00005
ER 1
01012 41 00000 00000
ER 1
01024 41 00000 00000
ER 2
01036 24 00000 01000
ER 3
01048 41 00000 00000
ER 10
ER 5
01060 21 01248 00000
ER 5
01072 26 00000 02285
ER 5
01084 21 00000 01000
ER 5
01096 21 00000 01000
ER 5
01108 26 00000 02285
ER 6
01124 00005 02185
01136 00005 02186
01148 00005 01735
01160 00005 01787
01172 00005 01935
01184 00005 01986
01196 00005 02037
01208 00005 01060
01220 00005 01084
01232 00005 01036
ER 7
01684 00050
ER 8
01734 00050
ER 8
01735 00050
ER 8
01787 00050
ER 8
01935 00050
ER 8
01985 00050
ER 8
01986 00050
ER 8
02037 00050
ER 8
02185 00050
ER 8
02186 00050
ER 8
02285 00050
ER 8
02287 00050
02386 26 01985 02285
ER 10
ER 12
02398 49 01000 00000ER 14
02410 49 01000 00000ER 14
02422 49 01000 00000ER 14
02434 49 01000 00000ER 14
02446 49 01000 00000ER 14
01000

Fig. 11
Error Handling Procedure Test Program

```

* INITIALIZATION
    DLRG 1000
START1 TFI1 CNTR1,0
    TFI1 CNTR2,0
    TFM A1+6,10000
    TFM B1+11,10001
    TFI1 A2+6,10001
    TFI1 B2+11,10001
    BLC *+12
START2 RACD AREA1
    A1 TR 10000,AREA1-1
    B1 BNR AREA2,10001
        AM CNTR1,1
        AM A1+6,2
        TF AREA3,B1+11
        AM B1+11,2
        BNLC START2
        TF AREA4,CNTR1
        RCTY
    AREA3 DS 5,*-5
        DC 1,*,-4
        CF AREA4-4
    CNTR1 DS 5,*
        VATY NOTE1
        VNTY AREA4-4
        RCTY
    AREA4 DS 5,*-5
        DC 1,*,-4
        CF AREA3-4
    CNTR2 DS 5,*
        VATY NOTE2
        VNTY AREA3-4
        SM B1+11,2
        RCTY
    A2 VATY 10001
        RCTY
        RCTY
    B2 BNR AREAS,10001
        C B1+11,B2+11
        BE END
        AM B2+11,2
        TF A2+6,B2+11
        AM CNTR2,1
        TFM CNTR1,0
    A3 C CNTR2,CNTR1
        BNH A2
        SPTY
        SPTY
        AM CNTR1,1
        B A3
    AREA2 AM B1+11,2
        AM A1+6,2
        B B1
    AREA5 AM B2+11,2
        B B2
        END H
        B START1
    AREA1 DAS 80
    NOTE1 DAC 19,NUMBER OF RECORDS =
    NOTE2 DAC 30,ADDRESS OF FINAL RECORD MARK
    END START1
END OF FASSTI

```

Fig. 11a
Phase V Overall Operation Test Program

were rerun and an additional program to test the overall operation of the processor was assembled. A condensed and uncondensed object program were punched and the condensed object deck was used to process data. Figure 11a is a listing of this program.

Console Operation

The operator's console, which is an integral part of the central processing unit, provides for manual and automatic monitoring and control of the system. For monitoring, the console provides small neon light indicators that display the contents of core storage, internal registers, and the machine and program status. The most important of these indicators are described below.

The Operation (OP) Register indicator consists of two lines of five lights each which display the bit configuration of the operation code in the last instruction executed.

The Memory Address Register (MAR) is a bank of five lines of five indicator lights each which can display the bit configuration of the address in any one of the eight MARS registers. The MARS registers are non-addressable intermediate storage positions that control data flow and the addressing of core storage, and through the MAR display bank provide a visual indication of the internal data flow

of the computer. The operation code of an instruction determines the functions to be performed by the registers and designates the particular register to be used. The most frequently displayed registers are: (1) Instruction Address Register 1 (IR-1) - contains the address of the next instruction to be executed, (2) Product Address Register 1 (PR-1) - saves the address of the next instruction in sequence when the Save Key is operated, (3) Instruction Address Register 2 (IR-2) - saves the return address when BT and BTM instructions are executed, (4) Operand Address Register 1 (OR-1) - contains the Q address of the instruction indicated in the OP register after the I - cycle of the instruction, and (5) Operand Address Register 2 (OR-2) - contains the P address of the instruction in the OP register after the I - cycle of the instruction (Ref 6:60,71).

The MARS Display Selector is an eight position rotary switch that permits selection of any of the eight MARS registers for display in MAR.

The High/Positive (H/P) and the Equal/Zero (E/Z) check lights show the condition of their respective internal control gates as a result of the last arithmetic or compare operation.

Control keys are provided for alteration of certain machine functions and for convenient instruction entry. Signal lights are associated with some of the control keys

to indicate which key was last activated.

The Display Mar Key causes the MARS register to which the MARS Display Selector is set to be displayed in the MAR bank of indicating lights.

The Insert Key places the 1620 in automatic mode and activates the typewriter keyboard. This permits numeric instructions to be entered into core storage starting at 00000 and extending to higher numbered positions. The Release Key terminates the typewriter input operation and returns the 1620 to the manual mode.

The Stop/SIE Key stops the computer in the manual mode at the completion of the instruction being executed. Thereafter each depression of the key will cause a single instruction to be executed.

The Instant Stop/SCE Key causes the machine to stop while executing an instruction at the end of the 20-microsecond machine cycle in progress. Further depression of the key will cause the machine to step through single machine cycles.

The Save Key saves the address of the next instruction in sequence by storing the address in PR-1 (Ref 6:51-58).

Since the proper use of these indicators and control keys depends on the mode of operation of the computer a general understanding of this feature of the 1620 is required. The most important points are summarized below:

The 1620 computer can operate in either the automatic

or manual mode. In the manual mode the computer has terminated all operation and is ready to accept operator instructions. When the manual mode is initiated the Manual Light comes on and the program stops running. This occurs after: (1) a Halt instruction, (2) a Stop Key or SIE operation, (3) a Check Stop, (4) an Instant Stop or a SCE operation (automatic light is also on), and (5) depression of the Release Key to end a Read Typewriter instruction or Insert operation.

The manual light is turned off when the Start Key or Insert Key is depressed.

When a program is running the computer is in automatic mode and the automatic light is on. This condition exists during the following conditions: (1) when the Start Key or Insert Key is depressed, (2) when a Read Typewriter instruction is being executed, (3) when single cycling or if the program was stopped in the middle of an instruction by the Instant Stop Key, and (4) when running normally. While the computer is in the automatic mode the Display MAR, Save, Insert or Start operations cannot be executed (Ref 12:16-17).

When the computer is running, the lights on the control panel flicker. If the lights are not flickering the computer is stopped and one of several possible conditions could exist. If the computer stops running without displaying an error indicator, these conditions

would normally be (1) a programmed Halt, indicated by a 48 in the operation register, (2) the program waiting for information to be entered, indicated by a 36 or 37 in the operation register, (3) an illegal input/output device specified. This is indicated by a 38 or 39 in the operation register in combination with digits other than 01 or 05 in the Sense and Branch display indicator, or (4) a record mark at an address specified for output data. If the operation register contains an output code, a record mark (bit configuration C-8-2) displayed in the Memory Data Register would indicate an output instruction (WN for instance) had addressed a record mark. As another possibility, the computer should be checked to see if it is in automatic mode, since the system may actually be running in a very short loop. A programming error that failed to provide the proper conditional branch could cause the machine to hang up in a loop indefinitely (Ref 12:11,15).

Indicator check lights are provided on the console for monitoring the internal and input/output data flow of the computer. These indicators are used to detect parity errors within the computer and can stop computer operation. A description follows:

When the computer stops because of a parity check the Check Stop Light comes on. This condition is caused by (1) Read Check (RD CHK) or Write Check (WR CHK) Light coming on when the I/O switch is set to Stop, (2) Memory Buffer

Register-Even (MBR-E) or Memory Buffer Register-Odd Check Light coming on when the Parity switch is set to Stop, and/or (3) Memory Address Register Storage (MARS) Check Light coming on; this causes an unconditional machine stop regardless of the Parity switch setting. When the Check Stop light is on one or more of these indicators that actually caused the stop is also on. Two other means of stopping computer operation are (4) the Overflow Arithmetic (ARITH CHK) Check light when the Overflow switch is set to Stop, and (5) the Reader No Feed or Punch No Feed Light (Ref 6:51-57). The use of some of these indicators is explained below (Ref 6:51-57).

If the WR CHK light and either the MBR-E or MBR-O light are on, memory has a bad character. If the RD CHK light and either the MBR-E or MBR-O light are on a bad character has been read into memory. When the MARS check light is on, either a digit in MARS has a parity error or there is an illegal 5-digit address present in the register. A MARS check will also occur if two Branch Back instructions occur without a Branch and Transmit instruction intervening.

Debugging Techniques

As indicated in chapter III, program checkout commences when the modified processor object deck, which was assembled on the 7090, is loaded into the IBM 1620 computer. From this point the computer console is used in conjunction

with the printed listing from the 7090 to checkout the program in the computer.

The general checkout technique employed in this investigation utilized standard 1620 operating procedures in conjunction with the light indicators and control keys located on the computer console.

The initial checkout procedure was to allow the modified processor to process a short source program of known configuration, the essential idea being to check the typical flow of the processor program.

Operating errors in the modified processor program were determined by allowing the processor to process the source test program until a Check Stop forced a machine halt or until an incorrect output was obtained. Using this technique the majority of program errors encountered were found to be attributable to two primary problems.

First, Transmit Field (TF) and Transmit Record (TR) instructions, because of a canceled flag or record mark in core storage, often erased a portion of the processor program at another location. Second, modification of the processor program for one purpose often had hidden higher order effects on some other process or routine in the program. The remainder of this chapter will discuss the debugging techniques used to analyze the major ramifications of these two problems.

The first of these problems resulted in the frequent

occurrence of the Check Stop and consequently led to the development of a general trouble-shooting procedure to deal with program errors of this nature. Since this procedure is a general trouble-shooting method and applicable to most SPS programs, the procedure is described in detail below so that it may serve as a reference for the inexperienced trouble shooter. It is essentially a compilation of standard console operating procedures that have been modified to meet the requirements of this investigation. The procedure is written from an operational point of view so that the technique of applying the standard console procedures as trouble-shooting aids can be fully appreciated.

Check Stop. When the Check Stop Light comes on the other indicator check lights should be examined to determine the type of check stop that occurred. Depending on switch settings the RD CHK, WR CHK, MBR-E and MBR-O lights should be scanned, and since the check stop is frequently a MARS CHK, the MAR display bank should be observed for content.

Scan the Operation Register. The operation register should be scanned to determine the op code of the last instruction executed. If the op code is invalid the immediate cause of the check stop is known, but the cause of the invalid op code remains to be determined. As indicated earlier the most frequent cause of an invalid

op code was due to a TR or TF instruction that caused data to cancel or replace the original instructions.

Determine Storage Address. The storage address of the last instruction should be determined next. This can be done by setting the MARS Display Selector to IR-1 and pressing RESET and Display MAR. Before pressing RESET the other indicators such as H/P and E/Z should be examined since they will be turned off by the RESET key. Now observe the address appearing in the MAR bank of indicator lights and subtract 12 from this number. The result is the address of the last instruction executed.

Determine Stored Data. The actual data located at the address just computed should be printed out on the typewriter for comparison with the listing. The procedure for printing storage data on the typewriter is as follows: (1) Press Insert, (2) Type 35 XXXXX 00100 where XXXXX is the storage address just determined. This causes data starting at XXXXX to be written numerically on the typewriter until location 19999 is printed or the release key is depressed. Occasionally it is desirable to start the type out at an address preceding the desired information to determine the extent of any erroneous field that may be present, and (3) Depress Release and Stop to execute step (2) (Ref 6:59).

Compare Actual Data and Listing. The data that was printed out on the typewriter should be compared with the

machine language instructions on the listing. If the fields are not identical, the SPS statements on the listing should be analyzed to determine which instruction may have caused the erroneous field to be present at this particular location. If this can not be determined from the listing trouble-shooting will have to continue as described below.

Isolating the Error. The simplest way to isolate the instruction causing the transfer of the incorrect data is to insert a digit with bad parity into the location receiving the incorrect data. When a TF or TR instruction attempts to transfer data into this location and the Parity switch is in the Stop position, the bad character will cause a check stop.

The basic procedure is as follows: (1) When the Check Stop occurs display IR-1 and determine the address of the instruction last executed, (2) Press Insert and enter a bad character (H) into an even numbered storage position located in the instruction just determined, and (3) Reprocess the last statement; when the Check Stop occurs, the address of the TF or TR instruction causing the transfer of incorrect data can be obtained by displaying IR-1 and determining the address of the last instruction executed.

A slower, more time consuming method for isolating an error is simply to process the statement through a

portion of the program before examining the location being altered. In this manner the approximate location of the instruction that is causing the transfer of incorrect data can be isolated.

A useful technique is to use the typewriter Program Alteration and Data Entry procedure to insert a Halt (48) instruction at selected positions in the processor program. Statements can now be processed normally; when the computer stops because of the Halt instruction, the statement can continue to be processed, one instruction at a time, by use of the Stop/SIE Key. The area being altered can now be periodically examined by the following procedure which accomplishes a type out of the stored data and a branch to the next sequential instruction: (1) Depress Stop/SIE, Save, Insert. The address of the next instruction in sequence is saved in PR-1 by depressing the Save Key. (2) Type 35 XXXXX 00100 42. (3) Depress Release and Start. Step 2 is executed and the data in core storage starting at XXXXX is typed out. (4) Depress Release and Start. The type out is halted, a Branch Back (42) to the address saved in PR-1 is executed and processing resumes (Ref 6:59).

Error Correction. When the statement causing the error has been isolated the erroneous data in core storage will have to be corrected. If much of the processor program has been canceled, the processor should be re-loaded into core storage. A few instructions can best be

entered from the typewriter using the Program Alteration and Data Entry procedure: (1) Press Insert. (2) Type: 36 XXXXX00100, (3) Depress Release and Start. The computer executes step 2 which instructs the computer to read numerically data entered from the typewriter into a location starting at XXXXX. (4) Type the correct data and press Release (Ref 6:58). All error corrections should eventually be entered on patch cards if the processor is to be reloaded at a later date. Major modifications will probably require correction of the SPS source deck and another assembly of the processor object deck on the 7090.

Reprocess the Last Statement. The statement which caused the Check Stop light to come on should now be reprocessed. The simplest procedure is to return to the location in the program where the Check Stop occurred. This can be done by pressing Insert, typing 49 YYYYY, where YYYYY stands for the storage address of the last instruction executed, and then depressing Release and Start. If major corrections were made in the processor, however, the test program may have to be completely rerun.

Miscellaneous Techniques. Several debugging techniques that are quite useful, but were not systematically employed in the general trouble-shooting procedure are described below.

The P and Q addresses of an instruction can be

displayed on the MAR indicator bank by: (1) Depressing Stop/SIE key until the instruction that contains the desired address is next. (2) Depressing the Instant Stop/SCE key eight times and then Reset once. (3) Turning the MARS Display Selector to OR-1 and depressing the Display MAR key. The Q address which is in OR-1 is displayed in the MAR bank. (4) Turning the MARS Display Selector to OR-2 and depressing the Display MAR key. The P address which is in OR-2 is displayed in the MAR bank (Ref 6:59). In most cases it was simpler to print the core storage data out on the typewriter using methods previously described.

A technique for determining a branch from a loop routine was helpful in isolating errors in the processor program. The result of compare and arithmetic instructions can be determined by observing the H/P or E/Z indicator lights. If the Stop/SIE key is being used to process a statement one instruction at a time, execution of a conditional branch after the compare or arithmetic instruction can then be anticipated to determine the completion of the loop routine. For example, a Branch Equal instruction after a compare instruction would be executed if the E/Z indicator light came on during the compare instruction.

Another useful technique is the procedure to determine whether a program has branched to a subroutine. Since the IR-2 register is normally blank and is used for the "BB" address, if this register contains a valid address,

the program is probably somewhere between a BT and BB (Ref 12:15). As illustrated in chapter IV, however, some subroutines function without using a BB. In that case, even though the program was not in the subroutine, IR-2 would still contain an address. Consequently IR-1 should be displayed first and if this address proves to be in a subroutine, IR-2 would then tell where the subroutine was entered from.

Let us now examine the second major checkout problem which concerns the higher order effect of modifications. The effects of this problem were primarily reflected in incorrect outputs that were many times removed from a specific modification. The general trouble-shooting procedure just described was extensively employed, but modified for the specific errors being investigated. Many minor errors were encountered, but the modifications that had the most far reaching effects are described below.

Modifications that incorporated the ability to enter a symbol during the second pass presented major trouble-shooting problems. By a series of related instructions, the original modification resulted in an incorrect output for all macro instructions. A detailed step by step analysis of this routine revealed that the operation of a single instruction transferred the wrong information into the area that was to be typed out for the listing of the assembled macro instruction. Further analysis

indicated that an output work area, that had originally been performing a different function for each pass, was now being forced to accept data for both functions during the second pass. A redefinition of the work area corrected this particular problem.

Major trouble-shooting problems also arose due to the alteration of the routines to search the symbol table for equivalence. Incorrect error messages were typed due to the alteration of program logic within the routines that branched to the subroutine searching the symbol table. After extensive trouble-shooting the program logic was modified and the errors were eliminated.

A third major problem arose due to the alteration of the routine that effected a branch to the proper routine for processing each class of instruction. The immediate noticeable effect was the incorrect type out of the assembled instruction during a listing. Investigation revealed that a change of the individual entries in the op code table was required in order to provide op code fields compatible with the modifications in the routine.

VI. Results, Conclusions and Recommendations

The improved IBM 1620 SPS Processor with its reduced memory storage requirements and its increased capability as outlined in this chapter has been designated the AFIT Version of 1620 SPS.

This chapter is a summary of the features and changes that have been incorporated into the AFIT Version of the 1620 SPS Processor. These modifications are the result of the application of the techniques described in chapters III, IV, and V to the IBM 1620 SPS Processor Program. A complete detailed description and operating instructions for the AFIT Version of 1620 SPS are included in the appendix.

Results

Two new macro instructions that were written by Lt. Pratt and added to the IBM 1620 SPS Processor now in use at the Institute of Technology have been incorporated in the AFIT Version of 1620 SPS. These instructions are designated (1) INC - Input Conversion, (2) OUTC - Output Conversion and provide for the conversion of floating point numbers from the internal form to the external form, and vice versa.

The following features which have been incorporated into the AFIT Version of the SPS Processor were outlined

and partially coded by Lt. Pratt. Analysis, modification, and complete checkout of the procedures were performed by the author to consolidate the program and to secure compatible operation of the indicated routines with the AFIT Version of 1620 SPS:

1. A new pseudo-op designated MORG, which allows the programmer to exercise more control over the addresses assigned by the processor, was added to the program.

2. A record mark is not required at the end of a statement when utilizing typewriter input.

3. After 60 lines of typing, a skip over the break in forms will be accomplished by the execution of six carriage returns.

4. The AFIT Version of 1620 SPS will automatically adjust itself to the size of memory; therefore, no modification of the processor card deck is required when additional storage is provided by the IBM 1623 Core Storage Unit.

5. The IBM 870 Document Writing System can be used to make an SPS listing from an SPS object deck. The format is similar to the typewriter listing on the 1620 console. Although this feature had been incorporated into the SPS processor now in use at the Institute of Technology, the procedure was modified and recoded and the ability to preserve the page-line field was incorporated.

6. The error message "adjustment count" has been renumbered to start at one instead of zero if an error occurs before a label has been defined.

The following features are the routines and procedures that were analyzed, coded and checked out by the author for incorporation into the AFIT Version of the 1620 SPS Processor Program:

7. An additional error check has been added and the error 10 message has been redefined to account for this check.

8. An undefined symbolic address, as a result of misspelling or omission, can be defined during pass II and placed in the symbol table. Detailed error correction procedures have been included in the writeup of this feature.

9. The effects of errors on the assembly process with program switch 2 OFF have been altered for error messages 1,3,5 and 11.

10. The symbol table is printed at the end of pass I rather than pass II.

11. With switch 1 ON for a listing on the console typewriter during pass II, if either the page-line field and/or the label field are blank, the typewriter will tabulate rather than space to the proper position for type out of the statement. In addition a space is inserted between the page-line field and the label field during

type out of the listing.

12. When a source deck is being punched during pass I and statements are being entered from the console typewriter, if switch 1 is turned ON to complete entry of the source statements from the card reader, the last entry from the typewriter will be punched in the source deck being prepared.

13. The procedure for the use of switch 4 to punch an object program has been altered.

14. If the processor is halted during either pass for any reason, it is possible to branch to the beginning of pass I by pressing RESET, INSERT, RELEASE, and START.

15. Complete operating procedures and instructions have been included in the writeup of the AFIT Processor.

Conclusions

The AFIT Version of the 1620 SPS Processor Program is a significant improvement of the IBM 1620 SPS Processor. Fifteen additional features have been added and the operating procedures have been altered to provide increased flexibility and convenience. The Processor has been shortened 699 spaces resulting in an extension of the symbol table from 2482 to 3181 memory storage spaces. This constitutes a 28 per cent increase in the size of the symbol table. Complete checkout of the program has been accomplished and detailed operating instructions have been prepared that should allow

this program to be utilized at the Institute of Technology's 1620 computer facility at an early date.

Recommendations

The AFIT Version of the 1620 SPS Processor Program is not compatible with the IBM 1620 subroutine deck. Although it is estimated that only minor modifications are required in the subroutine deck, completion of this work would greatly enhance the value of the AFIT Processor.

The computer facility at the Institute of Technology has recently been modified for several special features including indirect addressing. It may be possible to recode the SPS processor utilizing the indirect addressing feature to save considerable memory storage space and time. This possibility should be investigated and accomplished if feasible.

The final checkout of the processor revealed the presence of three undesirable features. These features can be eliminated by several minor modifications to the processor program. These are discussed below.

Unnecessary typewriter carriage returns and tabulations occur during pass II with switch 1 off in the type out of error messages 6, 7, and 8. The neatness of the listing is not affected by this typewriter operation and the addition of two instructions to the program will eliminate this feature.

During a listing on the console typewriter the storage

addresses of the symbols defined in a DSA (Define Symbolic Address) statement are not consistent with the designated length of the symbols. It is believed that a coding error in the output routine for this class of instructions is responsible for this inconsistency.

In the Load Label routine during pass II, if an EK10 address check is not indicated the label is again loaded into the symbol table. Since the symbol would have already been entered during pass I, this is an unnecessary duplication and computer execution time can be saved by recoding the routine. This modification can be incorporated by altering card number 26585 in order to cause a Branch Equal to D34 rather than G11.

Bibliography

1. Albright, Eugene L. "Mod I". Proceedings 1620 Users Group, Midwestern Region. Pittsburgh, May, 1961.
2. Albright, Eugene L. "A Caution to SPS Users". Proceedings 1620 Users Group, Midwestern Region. Pittsburgh, May, 1961.
3. Evans, G. W., and C. L. Perry. Programming and Coding for Automatic Digital Computers. New York: McGraw Hill, 1961.
4. "Further Notes on Fortran and SPS Subroutines". Minutes of the Meeting, 1620 Users Group, Eastern Region. Washington, D. C., April, 1961.
5. IBM 1620/1710 Symbolic Programming System. Reference Manual C26-5600. White Plains, New York: International Business Machines Corporation, Data Processing Division, 1962.
6. IBM 1620 Data Processing System. Reference Manual A26-4000-2. White Plains, New York: International Business Machines Corporation, Data Processing Division, 1962.
7. IBM 1401 Data Processing System. Reference Manual A24-1403-5. White Plains, New York: International Business Machines Corporation, Data Processing Division, 1962.
8. IBM 407 Accounting Machine. Reference Manual A24-1011-1. White Plains, New York: International Business Machines Corporation, Data Processing Division, 1959.
9. IBM 870 Document Writing System. Customer Engineering Manual of Instruction. White Plains, New York: International Business Machines Corporation, Data Processing Division.
10. Leeds, H. D., and G. M. Weinberg. Computer Programming Fundamentals. New York: McGraw-Hill, 1961.
11. Leeson, Dan. "Illustrations of the Flexibility of SPS". Minutes of the Meeting, 1620 Users Group, Eastern Region. Washington, D. C., April, 1961.
12. Lewis, Neil. "An Informal Supplement to the 1620 Manual". Minutes of the Meeting, 1620 Users Group, Western Region. Los Angeles, October, 1961.

13. McClure, Charles W. "Morg". Proceedings 1620 Users Group, Midwestern Region. Pittsburgh, May, 1961.
14. Pratt, R. L. Fortran Compiler - Precompiler. Reference Pamphlet. Air Force Institute of Technology, n.d.
15. Pratt, R. L. New Macro-Operation for SPS. Reference Notes. Air Force Institute of Technology, April, 1962.
16. Pratt, R. L. Operating Instructions for the IBM 870. Reference Notes. Air Force Institute of Technology, Spring Quarter 1962.
17. Sinanian, Ed. "Construction of an Assembly System with Emphasis on SPS". Proceedings of the Second Meeting of the 1620 Users Group, Eastern Region. Boston, October, 1961.
18. 1620 Ohio State Assembly Program. Reference Manual. The Ohio State University, Numerical Computation Laboratory, 1962.

Appendix A

Facilities and Equipment

Appendix A contains photographs and descriptions of the facilities and equipment that were used in the course of this thesis investigation. Extensive use was made of the 1620 computer facility at the Institute of Technology, and the 7090 computer facility of the Analysis Branch, ASNCDA.



Fig. 13
1620 Data Processing System

The IBM 1620 Data Processing System is a small scientific computer designed for universities and small engineering consultant firms. The AFIT facility houses two units - the IBM 1620 Central Processing unit (which contains the computer, 20,000 positions of core storage, and an I/O typewriter) and the IBM 1622 Card Read-Punch unit which is available for card I/O operations.




Fig. 14
The IBM 7090 Data Processing System

The IBM 7090 Data Processing System is a large scale high speed scientific data processing system. Input is from tape prepared in an off line card-to-tape prepared operation on the IBM 1401. The 7090 was used to assemble the modified processor program. The output was the SPS source statements and the assembled instructions written on tape to be listed off-line on the IBM 1401.



Fig. 15
The IBM 1401 Data Processing System

The IBM 1401 Data Processing System is used as an auxillary system for the IBM 7090 Data Processing System. This unit receives the tape output of the IBM 7090 and in an off-line operation controls the IBM 1403 Printer and the IBM 1402 Card Read-Punch output media which have respective rated outputs of 600 lines and 250 cards per minute. The 1401 is used to obtain a printed listing of the SPS source statements and their assembled machine language instructions, and a processor object card deck.




Fig. 16

The IBM 870 Document Writing System

The IBM 870 Document Writing System is a data transfer device. The AFIT facility houses the 836 Control Unit for use as a card punch, and one 866 Non-Transmitting Typewriter for use as an output listing station.




Fig. 17
The IBM 407 Accounting Machine

The IBM 407 Accounting Machine prepares printed listings from IBM cards. The 407 prints 18,000 characters a minute and reads IBM cards at the rate of 150 per minute. This unit is used to obtain a listing of the processor program in standard SPS format.

Appendix B

AFIT VERSION OF 1620 SPS

Contents

- I. Introduction
- II. Description of the Program
- III. Program Configuration
- IV. Operation of the Processor
- V. Operating Procedures
 - A. Changes to the IBM SPS Operating Procedures
 - B. Operating Instructions
- VI. Error Handling Procedures
 - A. Changes to the IBM SPS Error Handling Procedures
 - B. Error Messages
 - C. Error Corrections
- VII. Modifying the Processor for Additional Storage
- VIII. SPS Listing on the IBM 870
- IX. Control Operations
- X. Macro-Operations
- XI. Miscellaneous
 - A. Additional Features
 - B. Operation of Program Switches
 - C. Flow Diagram Changes

AFIT VERSION OF 1620 SPS

I. Introduction

This writeup is intended to serve as a reference text for the AFIT Version of the IBM 1620 Symbolic Programming System. It is assumed that the reader is familiar with the data handling methods and the functions of instructions in the 1620 Data Processing System. This information is available in the IBM Reference Manuals, 1620 Data Processing System, form A26-4500-2, and the IBM 1620/1710 Symbolic Programming System, form C26-500.

II. Description of the Program

The AFIT Version of 1620 SPS is an improvement of the IBM 1620 Symbolic Programming System. A detailed description of the specific modifications is included in the body supplement; for convenience the principal improvements are summarized below.

1. The size of the symbol table has been increased from 2482 to 3181 spaces of core storage. This constitutes a 28 per cent increase in the size of the symbol table.
2. An SPS object deck can now be listed on the IBM 870 in a format similar to the typewriter output listing of the 1620 console.
3. Symbolic labels on all statements can be defined and placed in the symbol table during pass II as well as Pass I.

4. The effects of errors on the assembly process with program switch 2 off have been altered for error messages 1,3,5, and 11.

5. Two new macro instructions designated (1) INC-Input Conversion, and (2) OUTC - Output Conversion have been added to provide for conversion of floating point numbers from both the internal form to the external form and the reverse.

6. A new pseudo-op designated MORG, which allows the programmer to exercise more control over the addresses assigned by the processor, has been added to the program.

7. Typewriter input, output, and correction procedures have been altered to provide increased convenience and flexibility.

8. All operation codes that were exclusively for use with the 1710 or for paper tape input/output have been eliminated from the program. Most non-unique input/output instructions have also been omitted.

III. Program Configuration

This program has been written for the IBM 1620 Data Processing System with 20,000 digits of core storage and for use exclusively with the 1622 card reader punch. The program automatically adjusts to the size of core storage and is compatible with the 1623 Core Storage Unit.

This program utilizes no special features but is

compatible with a computer which has these special features.

The program as of this writing is not compatible with the IBM 1620 subroutine deck. It is anticipated, however, that only minor modifications in the subroutine deck will eliminate this discrepancy.

IV. Operation of the Processor

The AFIT Version of the 1620 SPS card processor is a two pass program. The input for both passes is provided by a source program written in the symbolic language of the SPS.

The two major changes to the basic functions of the IBM SPS processor during pass I and II are: (1) The symbol table will be printed at the end of pass I rather than pass II, and (2) Symbolic labels can now be placed in the symbol table during pass II. The functions of pass I and II are described below.

During pass I the processor (1) checks mnemonic operation codes for validity, (2) prepares a table of symbolic labels and their assigned addresses for use during the second pass, (3) assigns storage positions in memory to constants, instructions, and work areas, (4) performs error checks on the source statements and produces error messages, and (5) prints the symbol table, if desired (Ref 5:79).

During pass II the processor (1) processes the operation codes by converting the mnemonic codes to their 1620 machine language equivalents, (2) Processes statement operands according to the type of operation code. Looks up assigned storage addresses and their symbolic operands in the symbol table that was prepared during pass I. Performs address adjustment, when required, to complete the operands. Examines the flag indicator operand and sets flags in the assembled instruction, (3) processes corrected or newly defined symbolic labels and places them in the symbol table, (4) types error messages for those statements that are unable to be assembled properly, and (5) prepares the assembled output (Ref 5:79).

The operation of the processor is described below:

Pass I input for the processor may be from cards or the console typewriter. The card deck can be used for both passes, but since only card input is allowed for pass II, typewriter input to pass I requires that a source program card deck be punched as an output to pass I to serve as an input to pass II.

Error messages are typed out for both passes. The typewriter output for pass II may consist of the object program with error messages, or error messages only, as determined by the switch settings indicated in Figure 12.

The output of pass II is an object program card deck in either condensed or uncondensed form (see Figure 12 for switch settings). The condensed object deck contains

machine language instructions only, with up to five instructions per card. The uncondensed deck contains both symbolic cards and machine language cards for each statement. Both the condensed and uncondensed card decks contain the loader and arithmetic tables.

After an uncondensed object deck is obtained from pass II a condensed deck may be punched immediately by processing the source cards a third time (see operating instructions). If the third pass is omitted a condensed deck can be obtained from an uncondensed deck by use of the Condenser Program (Ref 5:82-83).

V. Operating Procedures

A. Changes to the Operating Procedures. There are four major changes to the operating procedures for the IBM 1620 SPS. These are:

1. A record mark is not required at the end of a statement when utilizing typewriter input.
2. With switch 1 ON for a listing on the console typewriter during pass II, if either the page-line field and/or the label field are blank, the typewriter will tabulate rather than space to the proper position for type-out of the statement. A space is inserted between the page-line field and the label field during type-out of the listing.
3. After 60 lines of typing, a skip over the

break in the forms will be accomplished by the execution of six carriage returns.

4. The procedure for the use of switch 4 to punch an object program has been altered.

B. Operating Instructions.

1. Clear Memory (this should be done whenever there may be digits in memory with bad parity).

- a. Set all check switches to PROGRAM.
- b. Depress INSTANT STOP and RESET.
- c. Depress INSERT.
- d. Type 16 00010 00000.
(12 digits, no spaces or punctuation)
- e. Depress RELEASE and START (or the R/S key).
- f. After the MAR lights have cycled through memory at least once, depress INSTANT STOP.
- g. Depress RESET.

2. Load the SPS Processor Program.

- a. If the computer is not in manual mode, press INSTANT STOP and RESET.
- b. Set the OVERFLOW switch to PROGRAM, all other check switches to STOP.
- c. Clear the card reader by removing any cards in the hopper and pressing READER STOP and NON-PROCESS RUNOUT. Then remove all cards from the stacker.
- d. Put the Processor deck in the reader hopper.
- e. Depress LOAD.
- f. When the reader stops on the last two cards, depress READER START.
- g. Remove the cards from the read stacker, check for the last card, and put the deck away.

3. Set the program switches as indicated in Figure 12 (Ref 14:8-9).

4. Typewriter Operation. During pass II, with program switch I ON, the typewriter types each statement alphamerically starting at the left margin. After the last character is typed the typewriter tabulates to the place where typing of the storage address and the assembled machine language instruction should begin. Statements are typed in the format entered except that there is a space between the page-line field and the label, and before and after the operation code field. If either the page-line and/or the label field are missing the typewriter will tabulate to the proper position to continue type-out of the statement (Ref 5:91).

The typewriter will type 60 lines of output and then execute six carriage returns to skip over the seam in the paper.

To set up the typewriter, the operator must:

- a. Set right and left hand margins.
- b. Set tab stops 6,13, and 56 spaces from the left margin. (Note: positions 6 and 13 are fixed. Position 56 may be varied to locate a position a few spaces to the left of the longest statement).
- c. Set paper in the typewriter three lines (three single space carriage returns) below the top of the page.

5. If typewriter input is to be used, the card punch must be readied to punch a source program card deck

as an output for pass I.

- a. Clear the punch by lifting the cards from the hopper and pressing NON-PROCESS RUNOUT.
- b. Discard any cards that are in the stacker.
- c. Load sufficient blank cards into the hopper.
- d. Depress PUNCH START (Ref 14:9).

6. Processing the Source Program

PASS I. After the processor is loaded the program halts. Processing starts when the first statement of the source program is read into the computer and START is depressed.

Typewriter Input:

- a. Type statement.
- b. Depress RELEASE and START keys.
- c. Repeat steps a and b until all statements are entered.

Card Input:

- a. Place source program card deck in the read hopper and depress READER START.
- b. Depress START. Processing proceeds according to the setting of the program switches.
- c. When the reader stops, depress READER START to read the last two cards.

The message "END OF PASS I" is typed out at the end of pass I and the symbol table is printed. The operator may suppress the symbol table type-out by turning program switch 4 ON while the message "END OF PASS I" is being typed. The program halts after type-out of the symbol table (or when switch 4 is turned ON) to allow preparation

for pass II as described below.

PASS II. The source program card deck used in pass I (or the one punched during pass I if typewriter input was used) is used as the input to pass II.

Card Input Only:

- a. Put the source deck in the read hopper and depress READER START.
- b. Set program switches for pass II (see Figure 12). Switch 4 must be ON to punch an object deck.
- c. If an object program is to be punched, ready the punch as outlined in item 5 and depress PUNCH START.
- d. Depress START to begin processing.

After pass II is completed the message "LOAD SUBROUTINES" is typed out if subroutines are required by the source programs. If the subroutines are not required the message "END OF PASS II" is typed and the program halts (Ref 5:92).

Loading the Card Subroutines:

- a. Place the subroutine card deck in the read hopper and depress READER START.
- b. Depress START.

If the subroutine deck being loaded is variable length, the message "ENTER MANTISSA LENGTH" is typed and the program halts. The operator must enter the 2-digit mantissa length (which may range from 02 to 45; a mantissa length of 08 does not have to be entered) from the console typewriter. Processing is resumed by depressing RELEASE and START. The programmer must insure that the number

(length of mantissa) is correct, but program switch four may be used to correct an erroneous entry. (see Figure 12)

Only those subroutines needed by the source program are punched out as part of the object program. After the subroutines are processed the message "END OF PASS II" is typed out and the program is completed (Ref 5:92-92).

7. When the message "END OF PASS II" is typed out, the object deck, if one was being punched, is also complete. The object deck can be removed from the punch by the following procedure:

- a. Lift the blank cards from the punch hopper.
- b. Depress the NON-PROCESS RUNOUT key for a few seconds,
- c. Remove the deck from the stacker and discard the two blank cards at the end (Ref 14:9).

8. Assembling Other Programs. Upon completion of pass II, a condensed object program deck can be obtained by:

- a. Turning program switch 3 ON. (Other switches are set according to Figure 12).
- b. Placing the source cards in the read hopper and depressing READER START and PUNCH START.
- c. Depressing START (Ref 5:93).

VI. Error Handling Procedures

A. Changes to the Error Handling Procedures. The

following is a list of the significant differences concerning error message and correction techniques between IBM 1620 SPS and the AFIT Version of 1620 SPS.

1. An additional error check has been added and the error 10 message has been redefined to account for this check.

2. The error message "adjustment count" has been renumbered to start at one instead of zero, if an error occurs before a label has been defined.

3. An undefined symbolic address, as a result of misspelling or omission, can be defined during pass II and placed in the symbol table.

4. The effects of errors on the assembly process with program switch 2 off have been altered for error messages 1,3,5, and 11.

B. Error Messages. The error message codes that may be typed out on the typewriter during pass I and/or II are identical with error messages of the IBM 1620 SPS except for the modification of error message 10 described below.

EK10

- a. A duplicate label is defined (defined more than once) - Pass I and Pass II.
- b. Incorrect address - Pass II. The address in core storage as assigned in the symbol table during Pass I differs from the address present in the address counter when the statement was processed during Pass II.

As a result of this modification if a card is lost from or misplaced in the source deck between pass I and pass II, an address check comparison will cause type-out of error message code 10 during pass II. During pass II this check is made only when switch 2 is OFF. A multiply defined label that is not corrected between pass I and pass II will cause an error indication during pass II.

In the AFIT Version of 1620 SPS Error Messages have the following form:

LABEL	ADJUSTMENT COUNT	ERROR CODE
XXXXXX	+ XXXX	ERn

Where Label refers to the last defined label and the "adjustment count" refers to the number of statements between that label and the statement in error. If an error occurs before any label has been defined (for instance on the first instruction) the LABEL field is blank and the number in the "adjustment count" is typed out. This number is one on the first instruction (rather than zero as in the IBM 1620 SPS) and goes up by one for each statement processed.

C. Error Correction. Error correction procedures are similar to the IBM 1620 SPS, but there are two significant changes which increase the flexibility of the processor. The first change, which is described below, is the ability to define a symbol during pass II.

The SPS processor places symbols in the symbol table during pass I. However, if through a typographical error or omission a symbol is still undefined at the end of pass I, the processor will accept a definition of the symbol during pass II.

During the second pass, the addresses of the instruction operands are evaluated. If the address is symbolic the symbol table is searched for equivalence, and if the symbol is not found it is undefined and an error message (ER 5) is typed.

With program switch 2 ON, the processor stops after typing the error message so that the undefined symbol can be entered into the symbol table. The procedure to define a symbol at this time is described below:

1. To define a symbol during pass II it is necessary to determine the address of the statement from which a label has been omitted. If this statement has been processed and listed on the typewriter, the address of the unlabeled statement can be read directly from the storage address of the assembled instruction.

If the unlabeled statement has not been listed, the symbol table listing and the program source statements prepared on the SPS coding sheets provide a means to determine the address of the unprocessed statement.

In this case the procedure is to examine the coding sheets to determine the number of intervening instructions

between the nearest defined label and the unlabeled instruction. The address of the unlabeled instruction can be designated by using address adjustment with the symbolic label of the nearest instruction, or by adjusting the storage address of the nearest label as determined from the symbol table listing.

If the undefined symbol had been misspelled rather than omitted the address of the unlabeled instruction does not have to be determined. The procedure for defining symbols under both of these circumstances is explained in the next step.

2. If the undefined label was omitted from an instruction, type the following statement: LABEL DS, XXXXX, where label is the undefined symbol and XXXXX stands for the address, symbolic or actual, of the statement from which the label has been omitted.

If the undefined symbol had been misspelled rather than omitted, the following technique can be utilized: Assume, for example, that many references are made to the symbol FABLE, but the defining statement lists the symbol as FABEL. This can be corrected by typing the statement FABLE DS, FABEL. This will cause the processor to define the symbol FABLE to have the same address as FABEL and to enter this symbol into the symbol table (Ref 1:4-5).

A similar procedure can be utilized to define the labels of declarative statements at areas following the last assigned storage space in the symbol table.

Determination of the last assigned address can be made by examining the symbol table listing (which was typed at the end of pass I) to secure the address of the last defined label.

3. Remove the remainder of the source deck from the reader hopper and depress NON-PROCESS RUNOUT.

4. Insert the unprocessed cards and the statement for which the error message was printed in front of the unprocessed portion of the source deck and place in the reader hopper. Depress READER START.

5. If no object deck is being punched (switch 4 OFF) depress RELEASE and START.

6. If an object deck is being punched (switch 4 ON).

- a. Depress RELEASE.
- b. Turn switch 4 OFF.
- c. Depress STOP/SIE once.
- d. Turn switch 4 ON.
- e. Depress START.

7. The symbol with its defining address will be placed in the symbol table, the statement that contained the undefined symbol and the remainder of the source deck will be processed.

The second change concerns the effect of errors on the assembly process. With program switch 2 OFF, the processor does not stop for an error correction, but the errors affect the assembly process. The changes to the IBM 1620 SPS processor are described below:

ER 1 - A NOP instruction, 410000000000, is assembled. If the record mark is in the op code field the label, if non blank, is placed in the symbol table. If the record mark is in the label field the label is treated as a blank.

ER 3 - A NOP instruction, 410000000000, is assembled. The label field, if non blank, is placed in the symbol table.

ER 5, ER 11 - Only the symbol in error is assembled as a 00000 (zero) address; the remainder of the operand is evaluated and assembled for output.

VII. Modifying the Processor for Additional Storage

The AFIT Version of 1620 SPS automatically adjusts itself to the size of memory; therefore, no modification of the processor card deck is required when additional storage is provided by the IBM 1623 Core Storage Unit.

VIII. SPS Listing on the IBM 870

The IBM 870 can be used to make an SPS listing from an SPS object deck. The format is similar to the typewriter listing on the 1620 console except for the following exceptions: (1) a flagged zero is typed as

a +, (2) the flagged digits 1-9 are typed as J-R, respectively, and (3) the first digit of the page-line field is not typed.

To facilitate operation of the IBM 870 for this purpose the object deck card format has been altered in the AFIT Version of 1620 SPS. The page-line field on object deck cards punched by the AFIT processor has been changed to provide: (1) The number "6" in the first column of a source statement card, (2) The number "9" in the first column of a numeric instruction card.

In order to save the first digit of the page-line field (located in the first column of a card) for a listing on the IBM 407 the page-line field has been further altered as follows: (1) The first digit of the page-line field on the source statement has been placed as the second digit in the page-line field on the numeric card, and (2) The second digit on the source statement card (which is identical on the numeric instruction card) is preserved in position. Since the IBM 407 control panel can be wired to replace the digits in their proper position in the page-line field an unaltered listing can be obtained.

The operating instructions for preparing an SPS listing

from an SPS object deck on the IBM 870 are as follows:

1. Clear all cards from the machine.
2. Insert the SPS drum card and lower the star wheels.
3. Make sure the "SPS list control panel" is in the machine.
4. Turn the Auto Feed switch ON.
5. Insert the deck to be listed in the hopper.
6. Make sure blank paper is in the typewriter, and the carriage is in its leftmost position.
7. Press the FEED key twice.
8. The listing will begin. To stop before it is finished, use the same procedure as for other types of listing. After the DEND statement and its associated address have been typed out, the listing should be stopped and the rest of the cards removed. If these cards are allowed to list, most of them will simply pass through the machine without listing, but some of them may cause erroneous listings. In addition, this takes extra time (Ref 16:2-3).

IX. Control Operations

A new pseudo-op designated MORG has been added to the AFIT processor. Through this operation the programmer is able to exercise more control over addresses assigned by the processor.

This pseudo-op instructs the processor to define the origin to be the next larger multiple of the given operand. An example is given below:

```
DORG 4140  
BB  
MORG 100  
X DS 5
```

The MORG pseudo-op defines the origin to be 4200 and causes the next sequential instruction to be loaded in this position. In this case the symbol X would be assigned the address 4204 (Ref 13:1).

X. Macro-Operations

Two new macro-operations that were written by Lt. Pratt and added to the IBM 1620 SPS processor in use at the Institute of Technology have been incorporated in the AFIT Version of the SPS processor. These are used for conversion of floating point numbers from the internal form to the external form, and vice versa. The two macro-operations are called by using the names (1) INC - INput Conversion, and (2) OUTC - OUTput Conversion. These names appear in column 12, just as with other macro-operations (Ref 15:1).

XI. Miscellaneous

Additional Features. The following features which

were not present in the IBM 1620 SPS have been added to the AFIT processor.

When a source deck is being punched during pass I and statements are being entered from the console typewriter, if switch 1 is turned on to complete entry of the source statements from the card reader, the last entry from the typewriter will be punched in the source deck.

Extensive labeling has been accomplished. Use of the address adjustment procedure was reduced, thus increasing the number of symbols in the program. This was done to improve the readability of the processor program and as an aid to modification and recoding.


Operation of Program Switches. The operation of the program for the AFIT Version of 1620 SPS is outlined in Figure 12 on page 97. The two major changes are (1) Switch 4 has to be ON to punch an object program, and (2) with switch 2 on the procedure for correction of statements containing error messages has been altered.

SWITCH	PASS I ON OFF	PASS I I ON OFF	PASS I I I ON OFF
1	Card Reader Input.	Typewriter Input.	Input statement and the assembled machine language instruction are typed out. Same as pass I.
2	After an error message is typed the computer stops so that a corrected statement can be entered at the typewriter.	After an error message is typed, the error is adjusted by the processor and processing continues.	To continue processing after corrected statement has been entered; with SW 4 ON: press RELEASE, turn SW 4 OFF, press STOP/SIE once, turn SW 4 ON, press START. With SW 4 OFF: press RELEASE and START.
3		Switch must be off when assembling a program.	Condensed object program.
4		To correct a typing error made while entering a statement: Turn ON, Depress RELEASE and START. Turn OFF, and re-enter entire statement at typewriter.	No object program is punched. (Same as pass I for correction of typing errors).
			No object program is punched (used to pre-edit a source program).

Fig. 12

Operation of Program Switches

Flow Diagram Changes. The principal changes to the flow diagrams for the IBM SPS Processor are in (1) the input routines, (2) the routine to load labels into the symbol table, and (3) the DEND/TCD routine. In addition, since the symbol table can now be entered during pass II, all routines proceed to the Load Label routine rather than to pass II as indicated on the IBM SPS processor flow diagrams. Consequently except for the flow diagrams in Figures 18, 19, and 20, if the symbol PASS II is changed to read LOAD LABEL on all IBM SPS processor flow diagrams, the diagram will be compatible with the AFIT Version of 1620 SPS.

Fig. 18
Input Routine Flow Diagram




Fig. 19

Load Label Routine Flow Diagram




Fig. 20
DEND-TCD Routine Flow Diagram

Appendix C

Label Reference Index

Appendix C contains a printed listing of the Label Reference Index object program that was assembled at the School of Logistics 1620 computer facility using the IBM 1623 Storage Unit. The printed listing was prepared from the object program using the IBM 407.

The Label Reference Index is a list of all symbols in the processor program and of all card numbers in the program which refer to each symbol.

10555* SPS PROCESSOR FOR AFIT VERSTON 1620 CARD 170, DATED 117762
 27435 A 13125
 11835 AA1 11885
 12215 AA2 12205 12225 12235 12245
 28905 AA3 28915 28925 28935
 20555 ARLE 20385 20405 20495
 11~45 ADDRS 13605 14225 14275 14345 15595 16935 17265 17635 17645 17655
 17795 17825 17835 18705 18715 18725 18745 19285 19295 19735
 19925 19985 20005 20765 20775 20835 21005 21245 21275 21275
 21285 21735 21815 21915 22025 22085 22115 22265 22375 22405
 22435 22545 22575 22615 22695 22715 22915 22925 23055 23455
 23465 23475 24385 25025 25075 25105 25235 25615 25715 25755
 25805 26565 26725 26735
 25705 AERB
 10155 AJUST 19715
 13125 ALFOP 13065
 10~55 ALPHA 13635 14225 14835 14845 14875 14955 15075 15215
 14225 ANRS 12665 14195 14235
 72155 ASNE 22035
 14995 ASTER 13825
 22445 A1 22415 22505
 15945 A10 16125
 14035 A11 13755 14165 14485
 13725 A12 14265 15035 15105 15135
 13875 A13 14115
 14025 A14 14495
 14785 A15 14825
 16645 A16 16335
 16515 A17 16475 23005
 16265 A18 16735
 16105 A19 16765
 11815 A2 11785 11795 11805 11835
 17945 A21 17815 17815
 19105 A22 18225
 18515 A23 18385
 18565 A24 18635
 19055 A25 19005
 18745 A26 19145 19185
 19605 A27 19575 19685
 19675 A28 19785
 20625 A29 20645 20875
 11795 A3 11845
 21575 A32 21525
 21935 A33 21975
 24445 A34 21955

22075	A35	22155
22375	A36	22465
12425	A37	25985 26765
23105	A38	22875 22895
12355	A4	12385 15535
23555	A41	23095 23165
23875	A42	
24085	A43	23515 23535
23225	A44	23525
24075	A45	24075 24095
24155	A46	24055
24025	A47	24065 24135
23175	A48	24175
12985	A49	12955
16825	A5	12525 12545 23575 23595 23705 23705
24745	A50	24575
24695	A51	24585
24835	A52	24795
25115	A54	25085 25255 25295
25565	A54	25335
25525	A55	25565
25655	A56	25465 25605
25625	A57	25485
25715	A58	25655
25755	A59	25675 25705
13215	A6	12115 13015
26095	A60	26035 26045
26035	A61	26075
26215	A62	26145 26165
15625	A63	15275 15215 15405 15615 15645 156645
16215	A64	16175 26435 26485 26525
15515	A7	13225 15555 16725 24465 254445
24735	A70	24545
15965	A8	22705
15955	A9	16015 16235
20485	RAGR	20435
16875	BB	15395 16505 16815 16825 17895 17905 17945 19365 19415 22985
14365	PRACK	14355
23885	8ETA	13625 14255 14875 14965
19525	RI	13515
26375	SIT	26265
17575	SEKVR	17515 17525 17545 17595
27055	BLNKS	27055 16605 16995 17255 17775 18305 18495 23645
11405	ALSNID	17625

19535	BNT	13515
17145	BRNCH	17085
27265	BR5Q	23555
21135	BR1	21115
21155	BR2	21125
13535	BTBL	13435
11685	B1	11665
13145	B10	13125
16115	B12	16055
13965	B13	13885
14185	B14	14155
14235	B15	14185
13365	B16	14285
14425	B17	14385
14455	B18	14405
14655	B19	14595
11675	B2	11705
14685	B20	14655
14825	B21	14815
14945	B22	14895
15645	B23	15615
15615	B24	15675
15755	B25	15735
15795	B26	15745
15835	B27	15835
15875	B28	15865
16465	B29	16435
11875	B3	11825
16495	B30	16465
16595	B31	16535
16695	B32	16655
16665	B33	16705
15215	B38	15195
17305	B39	17295
"17605	B42	17595
"18125	B45	18095
"18195	B46	18165
"18165	B47	18145
"18955	B48	18925
179665	B49	19655
"19715	B50	19705
"19725	B51	19715

19885	R52	19845
19975	R53	19945
20065	R54	20025
20245	R55	20105
20175	R56	20165
20325	R57	20295
20355	R58	20325
20425	R59	20395
12695	R6	12675
20295	R60	20465
20535	R61	20505
20565	R62	20555
20705	R63	20685
2075	B66	20695
20875	R66	20855
20865	R67	20885
20915	R68	20895
21325	R71	21295
21355	R72	21325
21415	R73	21385
21445	R74	21415
21465	R75	21425
21495	R76	21485
21555	R77	21535
21605	R78	21585
21645	R79	21615
12975	R88	12945
21635	R80	21665
21975	R81	21925
22335	R84	22275
22685	R85	22665
23045	R87	22965
23035	R88	22945
23065	R89	23045
22985	R891	17805
12005	R9	12035
23665	R90	23655
"23685	R91	23675
"23725	R92	23715
"23355	R93	23305
"23365	R94	23355
"23455	R95	23445
"23505	R96	23485
"24115	R99	24095
"20455	CHAR	20605
"25165	CHECK	24985

15385	D26	15195	15335	15345	15355	15405	26545
15405	D27	15375					
15465	D28						
15395	D29						
24515	D31	24415					
26545	D30	26405					
26565	D42	26545	26555				
15295	D33	15175	26375				
26745	D34	26575					
24635	D4	24605					
24825	D5	24805					
24875	D6	24855	24865	24895			
24905	D7	24895					
24955	D8	24915					
24985	D9	24955					
17135	EJS	11545	11645	12105	12425	12455	12605
		19845	21765	22135	22205	22445	22685
							22845
							23165
							23185
							23965
16345	EMPTY	16625					
24425	ERCON	121265	21305	21335	21395	21455	22325
25415	ERDSA	25595					
11115	ERLAB	11555	15765	26745			
12045	FR1						
26415	ER10	26605					
14305	ERT1						
16145	FR12	16085					
16195	FR13	16035					
26465	ERT4	26185	26245				
13195	FR3						
13925	ERS	14735	15175				
26505	ER9	26635					
15555	FV1	15495					
27395	FINAL	11695	15825	17715	26615	28805	28615
21775	F1	21035	21705				
21815	F2	21705					
21765	F3	21805					
2605	F9	25965					
14565	GET	14205	15005				
14195	GFT1	14075					
25775	GDAHD	25175					
13455	GODDB	13095	13155	13445	17055	25705	25775
1475	GODDI	13435	13465				
27285	GODD2	13475					
26895	GOT0	22915	22955	23035	23785	23795	
22655	G1	22585					

28805	G10	28755	
26615	G11	26375	26585
12305	G13	11725	
71065	G14	21055	
12165	615	12365	12585
12885	G16	12805	
12915	G17	12835	
12925	618	12865	
12825	619	12895	
11895	G20	11795	11855
17255	622		
12075	G23	12065	
13345	G24	13305	
19265	625	19255	
13015	G26	12775	12985
23315	G30	23295	
14545	64	15225	
19285	G5	18205	19025
28735	G8	28775	28785
28775	69	28745	28805
26115	HED	11565	13645
12995	H1	12465	
11545	INITI	23905	28955
11555	INIT2	23335	23895
26865	INKRM	11575	11995
10335	INPUT	11785	11835
		11955	11975
		12015	12135
		12175	12185
		12205	12205
		12235	12375
		12595	12685
		12785	12825
		12925	12945
		12975	12975
		13055	13055
		13075	13085
		13155	13295
		13785	13815
		13945	13965
		14035	14035
		14055	14105
		14135	14155
		14185	15615
		15645	15665
		15665	15665
		15945	15945
		16005	16045
		16065	16095
		16115	16115
		16115	17205
		17225	17225
		17385	17385
		17425	17475
		17915	18275
		18275	19055
		19055	19945
		20105	20105
		20285	20285
		20295	20295
		20325	20355
		20375	20395
		20425	20455
		20455	20485
		20505	20505
		20535	20535
		20555	21045
		21125	21155
		21225	21295
		21325	21355
		21575	21575
		21895	21925
		22035	22335
		24325	24355
		24415	24445
		24565	24595
		24605	24695
		24705	24725
		24735	24735
		25165	25165
		25185	25185
		25635	25565
		26015	26745
		28865	28885
		28925	28925
"27165	INSND	18695	
"19515	INST	13105	13515
"10215	ISTAT	11715	20685
"15275	IT	15185	15185
"10205	JSTAL	26385	26385
"9705	JUST	13235	17735
"19555	"	25885	25885
"19555	"	13525	

22935	L	LAB	26015	26035	26045	26065	26065	26095	26125	26135	26155	26175
11175			26195	26225	26225	26225	26225	26235				
13985	LABL	LABOK	13695	13735	13865	14475	14565					
15195	LBADD	LBOK	14575	14635	14705							
15155	LAROK	LDHED	26205									
26255	LDLBL	13315	17435	17845	18535	18645	18935	19865	21765	22135	22205	
25955	LINE	LINK	22495	22685	22745	25115	25765					
11085	LINK	20815	12695	15965	16975	17295	22725	23075				
10235	LNTH	LNTH	16945	16985	17135	17525	17535	17745	17835	18215	19045	21005
20625	MACRO	MAC1	21015	21245	21255	21915	22075	22085	22105	22265	22285	22385
20765	MAC1	MAC2	22405	24385	24395	24865	25035	25075	25145	25285	25645	
22545	LYNN	MESS1	22805	22865	23175	23625						
11135	MESS1	MESS2	11145	MFSS2	24195							
22515	MORG	MULT	13545	14215	14215	15015	15015	15085				
22465	NASS	NASS	22335	22335								
12775	NAST	NAST	12105	12105	12665							
26455	NOTE	NOTE	24185	24185								
10195	NUMB	OK	14745	14785	14785	14795	14795	14845				
13435	OP	ONEZ	13165	13625	14255							
13055	OP	OP	12455	24485	24505							
12855	ORDER	OUT	11595	16545	16555	16835	16845	17955	17975	17985	17995	18005
11065	PCON	PCON	18325	18365	18395	18405	18415	18465	18475	18475	18515	18765
"	PCON	PCON	18325	18335	18345	18345	18345	18625	18815	18865	18865	20805
"	PCON2	PCON2	18465	21385	21415	21445	21465	21515	21575	21615	21655	23605
"	PCON3	PCON3	18505	23675	23715	23725	23735	23745	23745	24165	25125	
22915	OVER	PASS1	22845	12435	13325	15955	22855					
12285	PASS1	PASS1	18275	PCON	18085	18175	21855	25155				
"	PASS1	PASS1	18355	PCON1	18325	18335	18345	18345	18375			
"	PASS1	PASS1	18465	PCON2	18395							
"	PASS1	PASS1	18505	PCON3	18425							
"	PASS1	PASS1	18555	PDS1	18285							
"	PASS1	PASS1	18695	PLACE	11985	15515	24475					
"	PASS1	PASS1	12295	PNC1	11645	23815						
"	PASS1	PASS1	19505	PRDAS	21035							

22455	PRDS	B
22215	PRDSB	
19395	PRSW	12285 12315 12675 12775 12985 13365 15565 15735 17035 17095
23225	PRSYM	17325 18085 18755 19005 19145 19355 19375 22705 23045
17055	PRT1	17035
17085	PRT2	17055
23645	PTBL	23745
19445	RCNT	11605 19405 19425 19455 19475
19355	RCTY	12305 12305 12615 12615 13375 13375 15575 15575 18195 18195
19385	RCTY1	19015 19015 19155 19155 23105 23105 23245 23245
19435	RC2	19465
19545	RDW	13525
12585	READ	12285 12315 12425 12725 15985
11485	RECMR	18355 18405 18595 18795 18805 18885 23185 23665 24825
28945	REC1	28795
12035	RLOP	11975 12005 12015 12065 13295
12135	RMFLL	12025
11065	RMRK	
11785	RSCAN	12405 12405 12625 12625
20165	SEEFM	20115 20245
22035	SEN	
24935	SET	12085 12165 13015
24945	SET2	13925 14305 15605
24775	SFLAG	24535 24635 24695 24745 24785
24975	SIXTY	16325 16495 16595 16715 22995
19625	SNDOP	19565 19595 19665 19765
23305	SNT	23225 23285 23355 23425 23445
19295	SPA1	17045 17045
14135	SPEC	
12405	STAR	12605
28725	START	28975
28955	STRT2	28845
15125	SW2	15065
23395	SYM1	23265 23365 23385 23385 23405
23415	SYM2	23275 23375 23395 23405 23425
"13785	S1	14145
"19235	TABBY	
27605	TDM	
"10035	TEMP	11815 11825 11875 19885
"10275	TEMPR	16965 17375 17405 21015 21025 21285 21365 21625 21745
"19205	TEST	16305 16315 16395 16445 16495 16715
15C55	TEST3	14995

14065	COMMER	13795
14105	COMSPC	14055
27065	CONND	18315 21815 21825 21835 21845 25045 25055 25135 25135
		25145 25235 25255 25285
18695	DOINST	17065
14385	DOLLAR	13855
27115	DSASND	18555 20765 20775 20785 20795 25805 25815 25825 25835
11195	ELNGTH	24445
11475	ENTABL	20855 24015
15735	EPRINT	13215 13215 15485 15485 16215 24455 24455 25435 25435
14525	ERCHAR	14435
13605	EVALAD	13615 13655 13715 14015 14195 14245 14355 14465 14995 15025
		15055 15065 15095 15125 15155 15175 15195 15215 15235
15485	EVALER	22015 22195 22255 22505 22515 22605 22795 24375 25225 25375
20105	FLAGGR	12045 13195 13945 14325 14525 14925 15795 16145 16195 21935
25375	GOEVAL	24425 25415 26415 26465 26505
15925	HEADER	13545 15935 16035 16105
11025	INPUT2	11925 11935 11945 11955 12295 12515 12535 12705 15825 15845
		16305 16315 16345 16355 16365 16375 16405 16415 16645 16695
		16845 16855 16865 16985 16995 17205 17215 17225 17235 17245
		17255 17265 17275 17285 17405 17475 17485 17495 17505 17515
		17545 17625 17655 17665 17675 17685 17695 17735 17755 17765
		17775 17785 17795 17925 17935 17965 17975 17985 17995 18005
		18015 18025 18305 18315 18335 18345 18415 18425 18435 18435
		18445 18485 18485 18495 18505 18515 18555 18565 18575 18585
		18595 18615 18675 18715 18775 18735 18895 19065 19075 19115
		19125 19125 19135 22885 23555 23565 23585 23685 23695
		23785 23795
11465	INPUT3	15165 15385 26095 26105 26275 26295 26695
19825	INSTRN	19515 19525 19535 19545 19555 20025
25975	LABCTR	15155 15365 26025 26055 26285 26655 26665 26665 26685
13935	LINPR1	13365 13385 17085 19505 20185 20205 20225 20305 20365 20945
11235	LODER1	12515 28825
"11325	LODER2	12535 28835
"11155	LOPOUT	12785 12795 12825 12845 12885 12915 12925 12935
"23965	MACROS	23155
"10255	NOPREC	13345
"21715	NOSINE	21055 21065 21795
"18875	NOTYPE	18755
"17895	PCHALF	17195 17195 17235 17915
"16815	PCHRD	12715 12715 15855 15975 15975 17415 17415 18295 18295 22735
		22735 23085 23085

13005	PICKUP	20845	24155
22885	PNCH11		
25155	PRDCSA		
16525	PUNCHY	16675	
14265	RETURN	13675	14065
19105	SECINS	18965	18985
15315	SEIFIN	15285	
23325	SEVENS	17965	
22565	SFILIA	22535	22545
21455	STCHAR	21465	21675
19225	SURENT	23985	24115
28695	SYMTBL	11665	15275
19195	TABSY1	13385	15585
27215	TARCON	23605	
26785	TALCRD	23585	
14615	BLEND		
24845	TESTAD	16415	16695
10185	THINGS	13685	13725
26885	TISTAT	11715	23115
14725	TRNUMB	14565	
14795	TRNUM1	14755	14765
19315	TYPADD	18125	18135
18085	YPDSA	19085	25845
20605	TYPINS	19955	
15825	WRPRND	15865	18455
20595	ZERONE	20515	20545
28985			

Appendix D

Program Listing

**Appendix D contains the final printed listing of
the AFIT Version of 1620 SPS. This program was assembled
on the IBM 7090 and printed in an off-line operation
on the IBM 1401.**

AFIT VERSION 1620 SPS

SPS PROCESSOR FOR AFIT VERSION 1620 CARD I/C. DATED 11/1/62

10005 •			
10015 •			
10025			
10035 TEMP	DCR _U 402	DS 5	
10045	DC 11,*		
10055 ALPHA	-0000000000*		
10065 GUT	DS 10,-6		
10075	DS 1		
10085	DS 10		
10095	DS 10		
10105 TEP0	DC 2,*0		
10115	-C		
10125	DS 81		
10135 EJS	DS 1,*		
10145	DS 2		
10155 AJUST	DS 1,*		
10165 COLL	DC 11,*2121212121		
10175	DS 19		
10185 THINGS	DC 21,*001003040560700000*		
10195 NUMB	-00102030405060700000*		
10205 JSTAL	DC 7,*		
10215 ISAT	-000000*		
10225 ONEZ	DC 11,*3232323232		
10235 LNTH	-3232323232		
10245	DS 1,*		
10255 NOPRC	DC 15,*100000000000*		
10265 ADCOM	-04100000000000*		
10275 TERPR	DC 5		
10285	DS 1,*		
10295 CLERER	DC 1,*C		
10305	-	DSC 25,*0	
10315	00000000000000000000000000000000*	DSC 28,*	
10325	DC 10,*0	0C000000000000000000000000000000*	
10335 INPUT	DS 2,**2	-000000C000	
10345	DC 12,*0	DS 1,*0	
10355	DC 8,*0	-000000000000	
		-C0000000	

AFIT VERSION 1620 SPS

PAGE 2

10365	DC	2+0	00817	2
	-0			
10375	DC	2+0	00819	2
	-0			
10385	DC	2+0	00821	2
	-0			
10395	DC	2+0	00823	2
	-0			
10405	DC	2+0	00825	2
	-0			
10415	DC	2+0	00827	2
	-0			
10425	DC	2+0	00829	2
	-0			
10435	DC	2+0	00831	2
	-0			
10445	DC	2+0	00833	2
	-0			
10455	DC	2+0	00835	2
	-0			
10465	DC	2+0	00837	2
	-0			
10475	DC	2+0	00839	2
	-0			
10485	DC	2+0	00841	2
	-0			
10495	DC	2+0	00843	2
	-0			
10505	DC	2+0	00845	2
	-0			
10515	DC	2+0	00847	2
	-0			
10525	DC	2+0	00849	2
	-0			
10535	DC	2+0	00851	2
	-0			
10545	DC	2+0	00853	2
	-0			
10555	DC	2+0	00855	2
	-0			
10565	DC	2+0	00857	2
	-0			
10575	DC	2+0	00859	2
	-0			
10585	DC	2+0	00861	2
	-0			
10595	DC	2+0	00863	2
	-0			
10605	DC	2+0	00865	2
	-0			
10615	DC	2+0	00867	2
	-0			
10625	DC	2+0	00869	2
	-0			
10635	DC	2+0	00871	2

AFIT VERSION 1620 SPS

3

PAGE

10645	DC	2.0		00873	2
10655	DC	2.0		00875	2
10665	DC	2.0		00877	2
10675	DC	2.0		00879	2
10685	DC	2.0		00881	2
10695	DC	2.0		00883	2
10705	DC	2.0		00885	2
10715	DC	2.0		00887	2
10725	DC	2.0		00889	2
10735	DC	2.0		00891	2
10745	DC	2.0		00893	2
10755	DC	2.0		00895	2
10765	DC	2.0		00897	2
10775	DC	2.0		00899	2
10785	DC	2.0		00901	2
10795	DC	2.0		00903	2
10805	DC	2.0		00905	2
10815	DC	2.0		00907	2
10825	DC	2.0		00909	2
10835	DC	2.0		00911	2
10845	DC	2.0		00913	2
10855	DC	2.0		00915	2
10865	DC	2.0		00917	2
10875	DC	2.0		00919	2
10885	DC	2.0		00921	2
10895	DC	2.0		00923	2
10905	DC	2.0		00925	2
10915	DC	2.0		00927	2

AFIT VERSION 1620 SPS

AFIL VERSION 1620 SPS

		PAGE
11265	Tf 59,274	01332 26 00059 00274
11275	TC 11	01344 25 00011 00000
11285	TF 90,269	01356 26 00090 00269
11295	Dn6 3	01370 3
11305	DC 1,0	01371 1
-	-	-
11315	DC 4,*	01375 4
11325	LQDER2 TT 95,264	01376 26 00095 00264
11335	TR ,290	01388 31 00060 00200
11345	TF 116,274	01400 26 00114 00274
11355	TU ,11	01412 25 00000 00011
11365	H 12	01424 49 00012 00000
11375	DNR 15	01450 15
11385	DC 1,0	01451 1
-	-	-
11395	DC 4,*	01452 4
-00*	-	-
11405	BLSNC DAC 12,-7J00000J0000	01457 12 X 2
-7J000C0J0000	-	-
11415	DC 4,* ₀	01483 4
-CS0	-	-
11425	DAC ,5,	01485 5 X 2
11435	CMPOUT DS 1	01494 1
11445	DNR 50	01544 50
11455	DNB 29	01573 29
11465	INPUT3 US 12	01585 12
11475	ENTABL DSB 7,*10	01592 7 X 30
11485	RECMK DC 1,*	01796 1
11495	*	INITIALIZATION FOR PASSI AND PASSII
11505	*	PASSI STARTING POINT IS INITI
11515	*	PASSII STARTING POINT IS INITI2
11525	*	
11535	*	
11545	INITI TDM tJS	01798 15 00587 00000
11555	INIT2 TF ERAB+10,CLERER+11	01810 26 01165 00743
11565	TF MEL,,10	01822 16 14341 000-0
11575	TFM LMKM,,0	01834 16 15082 -0000
11585	TFM ADDOM+01	01846 16 00725 -0401
11595	TFM ORDER,9999,8	01858 16 02865 08999
11605	TFM RENI,60,10	01870 16 08709 00000
11615	*	
11625	*	BRANCH IF PASSII
11635	*	
11645	HC PLDR,EAS	01882 43 02586 00587
11655	*	CLCR SYMBOL TABLE AREA
11665	TF B1+6,SYMBL-6	01894 16 01924 J6812
11675	AM B1+6,6,10	01906 11 01924 00-6
11685	BI TR ,CLERER+47	01918 31 00000 00779
11695	C B1+6,FINAL	01930 24 01974 15431
11705	BL B2	01942 47 01906 01300
11715	TF 1STAT,TISTAT	01954 26 00689 15113
11725	B G13	01966 49 02450 00000
11735	DURG e-3	01974 -

```

11745 *
11755 *
11765 *
11775 *
11785 RSCAN TFM A2+11,INPUT+140
11795 A3 TF G20+6,A2+11
11805 SM A2+11,2
11815 A2 TF TEMP
11825 BNR B3,TEMP
11835 AA1 CM A2+11,INPUT+20
11845 BH A3
11855 B G20
11865 DORG *-3
11875 B3 CM TLM+,+10
11885 BE AA1
11895 G20 TFM
11905 DC 2,*,* *
*   CLEAR AREA FOR PUNCHING OUT SOURCE STATEMENT
11915 *
11925 TR INPUT2-1,CLERER
11935 TR INPUT2+52,CLERER
11945 TF INPUT2+14,+CLERER+46
11955 TR INPUT2-11,INPUT-11
11965 *
11975 TFM RLOP+11,INPUT-2
11985 TF PLACE,ADDOW
11995 AM INKRM,1,10
12005 B9 AM RLOP+11,2,10
12015 CM RLOP+11,INPUT+20
12025 RMFLL BE
12035 RLOP ANR B9
12045 tR1 TFM EVALEN-1,10000
12055 DC 1,*,* *
12065 TF G23+6,RLOP+11
12075 G23 TDM 0
12085 TDM SET,
12095 DC 1,*,* *
12105 BC NASI,EJS
12115 B A6
12125 DORG *-3
12135 RMFLL CM INPUT,14,10
12145 BB *-0
12155 DORG *-9
12165 G15 TFM SET,0,10
12175 TF INPUT,2,CLERER+9
12185 TF INPUT+10,CLERER+11
12195 TF INPUT+18,CLERER+7
12205 TFM AA2+6,INPUT+20
12215 AA2 TFM *-10
12225 AH AA2+6,2
12235 CM AA2+6,INPUT+140
12245 HL AA2
12255 TYPE DS 2,* *
12265 BB

```

AFIT VERSION 1620 SPS

		PAGE	7
12275	DORG *-9	02426	43
12285	PASSI	02426	43
12295	BC READ,PRSW	02434	08664
12305	MACD INPUT2-10	02438	39
12315	BT RCTY,RCTY-1	02449	00400
12325	MC READ,PRSW	02450	27
12335	*	02462	43
12345	READ STATEMENT FROM TYPewriter	02464	08664
12355	A4 AT RCTY1,RCTY1-1	02474	27
12365	BT G15,G15-1	02486	27
12375	HATY INPUT-10	02498	37
12385	BL4 A4	02510	46
12395	CNTR DS 2,*	02521	2
12405	STAR BT HSCAN,RSCAN-1	02522	27
12415	BNF B4 BC READ,EJS	02534	47
12425	A37 B PASS1	02546	43
12435	DORG *-3	02558	49
12445	BNK OP,LJS	02566	45
12455	B4 H1 DORG *-3	02578	49
12465	DCRG *-3	02586	00000
12485	*	PUNCH LOADER	
12495	*		
12505	*		
12515	PLDR TR INPUT2,LODER1	02586	31
12525	BT A5,A5-1	02598	27
12535	TK INPUT2,LODER2	02610	31
12545	HT A5,A5-1	02622	27
12555	*	READ STATEMENT FROM CARD	
12565	*		
12575	READ BT G15,G15-1	02634	27
12595	RACC INPUT-10	02646	37
12605	BNR STAR,EJS	02658	45
12615	BT RCTY,RCTY-1	02670	27
12625	HT RSCAN,HSCAN-1	02682	27
12635	*	CHECK FOR COMMENT STATEMENT	
12645	*		
12655	*		
12665	CASTER BNE NASI	02694	47
12675	BNF B6PRSM	02706	44
12685	WATY INPUT-10	02718	39
12695	BTM LINE,*12,*7	02730	17
12705	TF INPUT2-10,BMK5-64	02742	26
12715	BT PCMCRD,PCMCRD-1	02754	27
12725	B READ	02766	49
12735	DORG *-3	02774	00000
12745	*	TYPt OUT SOURCE STATEMENT	
12755	*		
12765	*		
12775	NAST BNF G26,PRSM	02774	44
12785	TF LOPUT,INPUT-2	02786	26
12795	C LOPUT,CLENER+9	02798	24
12805	BNE C16	02810	47
12815	TETY	02822	34
12825	G19 TF LOPUT,INPUT+10	02834	26

AFII VERSION 1620 SPS

			PAGE	A
12835	RD	G17,LOPOUT-11	02846	43
12845	TBY		02858	34
12855	ORDER	DC 4,1,*-4 -COL	02865	4
12865	B	C18	02870	49
12875	DING	*-3	02878	39
12885	G16	WATY LOPOUT-8	02878	39
12895	H	C19	02890	49
12905	DORG	*-3	02890	49
12915	G17	WATY LOPOUT-10	02898	39
12925	G18	TF LOPOUT,INPUT+16	02898	39
12935		WATY LOPOUT-6	02910	26
12945	BNR	BD INPUT+20	02922	39
12955	b	A49	02934	45
12965	LORG	*-3	02946	49
12975	B8	WATY INPUT+20	02954	39
12985	A49	BNF G24,PRSM	02966	44
12995	H1	Tely	02978	34
13005	PICKUP	DS 5,*-5	02984	5
13015	G26	BC A6,SET	02990	43
13025	*		03166	13313
13035	*			
13055	C P	CM INPUT+12,TC,10	03002	14
13065	BL	ALFUP	03014	47
13075	TC	ZEP0+28,INPUT+12	03026	25
13085	TC	ZEP0+29,INPUT+14	03038	25
13095	TCM	GOODB+11,-2	03050	15
13105	B	INST	03062	49
13115	DCRG	*-3	03070	16
13125	ALFP	TFM H10+11,A-11	03082	11
13135	AM	H10+1,11,10	03094	26
13145	H10	TPUS30	03105	000J1
13155	C	ZEPU+27,INPUT+16	03106	24
13165	OK		03118	46
13175	CM	COMP-1,XDND	03130	14
13185	BL	COMP-24	03142	47
13195	ER3	EVALER-1,3C000	03154	16
13205	DC	1,*-	03165	1
13215	A6	BT EPKINIT,PRINT-1	03166	27
13225	HG2	A7	03178	46
13235	PT	JUST,JUST-1	03190	02200
13245	AM	ADLCOM,11,10	03202	11
13255	*			
13265	*			
13275	*			
13285	*			
13295	CM	KLD+11,INPUT+10	03214	14
13305	BL	G24,EJS	03226	43
13315	BM	LUDL	03238	46
13325	H	PASS1	03250	49
13335	DLRG	*-3	03258	31
13345	I9	TEPU,NUPREC-12	03258	31
13355	C24	TLM GOODB+11,*-2	03270	15
13365	HNF	LIPRT,PKSW	03282	44

STATEMENT HAD RECORD MARK IN LABEL OR OPCODE FIELD
OR 1st-10 OPCODE WAS INVALID. HENCE IT IS TREATED AS A NOP

9

			PAGE
AFIT VERSION 1620 SPS			
13375	BL	HCTY,RCITY-1	03294 27 08618 08617
13385	BTM	TARH,Y1,LINPK1,7	03306 17 08524 -6342
13395	*	USING THE LAST DIGIT OF THE CPCODE ENTRY GOODB IS MODIFIED TO BRANCH TO THE CORRECT ENTRY IN BIBL	
13405	*		
13415	*		
13425	*		
13435	OK	TFM GOOD1+11,BIBBL	03318 16 03337 -3424
13445	TD	GOODB+11,ZEPB+30	03330 25 03353 00530
13455	GOODB	MM *+9,500,81C	03342 13 03351 0-5-0
13465	A	GOOD1+11,99	03354 21 03377 00099
13475	GOOD1	TF UUU2+6	03366 26 03384 00000
13485	GOOD12	8	03378 49 00000 00000
13495	DGRG	*-4	03385
13505	DSA	MACKU	03389 5 x 1
13515	DSA	TRA,INST,BI,ONI	03389 -9670
13525	DSA	KW,K	03394 5 x 4
13535	BTBL	DSA CSDDNH,DAS,DC,DAC,DSA	03394 J146 03399 -8764 03404 -6776 03409 -8788
13545	DSA	CSR,DORG,DEND,HEADER,MORG	03414 5 x 2 03419 -8800 03424 5 x 5
13565	*	THE FOLLOWING CLOSED SUBROUTINE EVALUATES	03424 J1024 03429 -9974 03434 J2710 03439 J0124 03444 J3614 03449 5 x 5
13575	*	THE STATEMENT OPERAND	03449 J0764 03454 J1304 03459 J1444 03464 -5470 03469 J1212
13585	*		
13595	NUP		
13605	LVALAD	TF ADDNS,CLERER*9	03470 41 00000 00000
13615	TFM	EVALID-9,100,9	03482 26 01122 00141
13625	TF	BETA,ONIZ	03494 16 03473 00-0-0
13635	TFM	ALPHIA,O	03506 26 12413 00699
13645	SF	HED-2	03518 16 00411 -00000
13655	SF	EVALAU-5	03530 32 14339 00000
13665	TCM	AORS-1,1	03542 32 03477 00000
13675	TCM	RETURN+1,9	03554 15 04011 00001
13685	TR	COLL-18,TRINGS-20	03566 15 04059 00009
13695	TFM	LAB1,1,10	03578 31 00600 00421
13705	DTL,,10		03590 16 03825 000-1
			03602 16 03823 000-0

		PAGE	10
AFIT VERSION 1620 SPS			
13715	BNF	BCNSPC,EVALAD-7	03614 44 03874 03475
13725 A12	TR	COLL-18,THINGS-20	03626 31 00600 00621
13735	TFM	LABL,1,10	03638 16 03825 000-1
13745	TFM	DOL,1,10	03650 16 03823 000-0
13755	B	A11	03662 49 03862 00000
13765	DORG	*-3	03670
13775 *	CHECK FOR COMMA		
13785 S1	CM	INPUT+20,23,10	03670 14 00817 000K3
13795	BE	COMMER	03682 46 03886 01200
13805 *	CHECK FOR ASTERISK		
13815	CM	INPUT+20,14,10	03694 14 00817 000J4
13825	BE	ASTER	03706 46 04686 01200
13835 *	CHECK FOR DOLLAR SIGN		
13845	CM	INPUT+20,13,10	03718 14 00817 000J3
13855	BE	DOLLAR	03730 46 04150 01200
13865	TDM	LABL	03742 15 03825 00000
13875 A13	CM	COLL-17,7,10	03754 14 00601 000-7
13885	B13	COLL-17,7,10	03766 47 03802 01200
13895 *	SYMBOL IN OPERAND CONTAINS MORE THAN SIX CHARACTERS,		
13905 *	NUMBER IN OPERAND HAS MORE THAN FIVE DIGITS OR		
13915 *	UNDEFINED SYMBOL IN OPERAND		
13925 EHS	TCM	SET2,	03778 15 13312 00000
13935	DC	1,*,*	03789 1 00000
13945	BTM	EVALER,50000	03790 17 05106 00000
13955	DC	1,*,*	03801 1
13965 H13	TF	CULL,INPUT+20	03802 26 00618 00817
13975 LABL	CF	COLL-1	03814 33 00617 00000
13985 DQL	DS	*-	03825 0
13995 DQL	DS	*-2	03823 0
14005	AM	DOL,1,10	03826 11 03823 000-1
14015	TUM	EVALAD-11	03838 15 03471 00000
14025 A14	TW	COLL-17,COLL-15	03850 31 00601 00603
14035 A11	TW	INPUT+19,INPUT+21	03862 31 00816 00818
14045 *	CHECK TO SEE IF OPERAND IS PRESENT		
14055 BCNSPC BNR	COMP,C	INPUT+20	03874 45 03906 00817
14065 COMMER TCM	RETURN	+1,1	03886 15 04059 00001
14075	B	GET1	03898 49 03974 00000
14085	DORG	*-3	03906
14095 *	CHECK FOR SPECIAL CHARACTER		
14105 COMPSC CM	INPUT+20,7C,10	03906 14 00817 00CPO	
14115	BNL	A13	03918 46 03754 01300
14125 *	CHECK FOR + OR -		
14135 SPEC	AC	S1,INPUT+20	03930 43 03670 00817
14145 *	CHECK FOR BLANK		
14155	BD	H14,INPUT+19	03942 43 03962 00816
14165	B	A11	03954 49 03862 00000
14175	DORG	*-3	03962 25 04033 00816
14185 B14	TC	H15+11,INPUT+19	03974 43 04010 03471
14195 GET1	RC	AORS,EVALAD-11	03986 27 04294 0398
14205	BT	GET1,*+12,7	03998 27 04600 04599
14215	BT	MUL,MUL-1	0401C K1 01122 J0411
14225 AORS	A	ADDRS,ALPHA,O	04022 15 04e11 00001
14235 R15	TCM	AURS+1,1	04034 16 03473 00J00
14245	TFM	EVALAD-9,100,9	

AFT VERSION 1620 SPS

		PAGE
14255	FF	HE T A ONE Z
14265	RETURN	B
14275	A12	
14285	C	ADRS-S,CLEER+4
BNH	L16	
14295	*	ASSEMBLED OPERAND IS GREATER THAN FIVE DIGITS
14305	TBL	TDM SET 2,
14315	UL	1.**.
14325	.	
BTM	EVALEN,171CO	
DC	1.**.	
14335	.	
14345	B16	SF ADLNS-4
14355	TDR	TF HBACK+6,EVALID-1
14365	RBACK	R **2
14375	DCRL	*-3
14385	DOLLAR	BE H17,DOL
14395	TFM	COLL,+10
14405	B	B18
14415	DORG	*-3
CM	DOLL,1,10	
14425	B17	RNC LRCHAN
14435	RNE	COLL-3
14445	SF	COLL-3
14455	CF	HED-2
14465	B18	EVALID-11,1
14475	TDM	TUM LARL
14485	BC	A11,001
14495	B	A14
14505	DORG	*-3
14515	*	DOLLAK BIM SIGN IMPROPERLY PLACED
14525	ERCHAR	BIM EVALER,40000
14535	DC	1.**.
14545	G4	
14555	B	
14565	DORG	*-3
14575	BC	TRNUMB,LBL
GET		
BNF		LAUD,MED-2
14585	CM	COLL-14,00070
14595	BNE	B19-
14605	SF	COLL-2
14615	IBLFND	DS 5*
14625	SF	COLL-13
14635	B	LBADD
14645	DORG	*-3
14655	R19	TFM H20+6,COLL-2
14662	S	U20+,COLL-17
14675	S	U20+,COLL-17
14685	B20	TF HTD
14695	AM	COLL-17,1,10
14705	B	LBADD
14715	DORG	*-3
14725	IRNUMB	CM COLL-14+6060
14735	BH	TRS
14745	TDM	NUMB-1,*11
14755	TFM	IRNUM+11,COLL-2
14765	S	IRNUM+11,COLL-17
14775	S	IRNUM+11,COLL-17
04046	26	12413 00659
04058	49	01626 00000
04070	24	01117 00736
04082	47	04118 01100
04094	15	13312 00000
04105	1	
04106	17	05106 J7100
04117	1	
04118	32	01118 00000
04130	26	04148 03481
04142	49	-0000 0C000
04150		04150
04152	43	04182 03823
04162	16	00618 000-0
04174	49	04218 00000
04182		04182
04182	14	03823 00C-1
04194		04194
04206	32	00615 00000
04218	33	14339 00000
04230	15	03471 00001
04242	15	03825 00000
04254	43	03862 03823
04266	49	03850 00000
04274		
04274	17	05106 M0000
04285	1	
04286	49	00000 00000
04294		04294
04294	43	04442 03825
04306	44	04830 14339
04318	14	00604 -6010
04330	47	04374 01200
04342	32	00616 00000
04353	5	
04354	32	00605 00000
04366	49	04830 00000
04374		04374
04374	16	04416 -0616
04386	22	04416 00601
04398	22	04416 00601
04410	26	00000 14341
04422	11	00601 000-1
04434	49	04830 00000
04442		04442
04442	14	00604 -6640
04454	46	03778 01100
04466	15	00647 00000
04478	16	04537 -0616
04490	22	04537 00601
04502	22	04537 00601

AFIT VERSION 1620 SPS

		PAGE
14785	A15	TR
14795	TRNUM1	TD
14805	TR	COLL-17*,COLL-15
14815	TF	B21*11,IRNUM1+11
14825	B21	AL5
14835	TFM	ALPHA
14845	A	ALPHA,NUMB-1
14855	BB	*0
14865	DORG	*-9
14875	MULT	N ALPHA,BETA
14885	C	89*CLERER*9
14895	BE	B22
14905	*	MULTIPLICATION HAS BEEN USED IN ADDRESS ARITHMETIC
14915	*	AND THE PRODUCT IS GREATER THAN TEN DIGITS
14925	BTM	EVALER,20000
14935	DC	1,*,*
14945	SF	90
14955	TF	ALPHA,99
14965	TF	BETA,99
14975	DR	*0
14985	DORG	*-9
14995	ASTER	BC TEST3,EVALAD-11
15005	BT	GET,*+12,7
15015	BT	MULT,MULT-1,
15025	TFM	EVALAD-10,11,10
15035	B	A12
15045	DERG	*-3
15055	TEST3	BC TFADD,EVALAD-10
15065	BD	SM2,EVALAD-9
15075	TFADD	ALPHA,ADDCON
15085	BT	MULT,MULT-1,
15095	TFM	EVALAD-9,1,10
15105	B	A12
15115	DORG	*-3
15125	SW2	TCM EVALAD-9
15135	B	A12
15145	DORG	*-3
15155	LBACD	TF LABCTR,COLL-17
15165	TF	INPUT3,COLL-2
15175	TFM	03*+6,FR5,+7
15185	BT	IT,IT-1
15195	LABOK	TF B3*+11,D26+11
15205	AM	B3*+11,5,10
15215	B38	ALPHA
15225	B	G4
15235	DORG	*-3
15245	*	THE SYMBOL TABLE IS SEARCHED FOR EQUIVALENCE
15255	*	
15265	*	
15275	IT	TFM A63*11,SYMTBL
15285	A63	BC SEFIN
15295	D33	B
15305	DORG	*-3
15315	SEFIN	TF C24*11,A63*11
15325	D24	TC D25*11

AFIT VERSION 1620 SPS

```

15335      TF    L26+11,D24+11          04978   26   05049   04977
15345  R25  AM    L26+11,,10          04980   11   05049   00C-0
15355      A     D2+11,D25+11          05002   21   05049   05001
15365  R28  C     LACCTR,D25+11          05014   24   14217   05001
15375      BNE   L27,
15385  R26  C     INPUT3
15395  R29  BE    KB
15405  R27  TF    A63+11,C26+11          05026   47   05062   01200
15415      AM   A63+11,,6+10          05038   24   05185   00000
15425      B     A63
15435      DORG  *-3
15445      BNR   590U7
15455      *
15465      *
15475      *          EVALCK IS THE ERROR ROUTINE
15485  EVALLR BT    EPRINT,EPRINT-1
15495      BC    EVI,EJS
15505      BNC2 CHND
15515  R7   TF    ADDCOM,PLACE
15525      SM    INRMR,1,,10
15535      B     A4
15545      DCRG  *-3
15555  EVI   BC2  A7
15565      BNF   CHND,VRSW
15575      BT    RCY,RCY-1
15585      CMKNC TFM  TABBY1,*+12,,7
15595      CMKNC TFM  ADDRS
15605      RC    TDBH,SET2
15615  R24  BMR  B23,INPUT+20
15625      B     TDB6
15635      DORG  *-3
15645  R23  CM    INPUT+20,23,,10
15655      BE    TDBB
15665      TR    INPUT+19,INPUT+21
15675      B     H2*,*2
15685      DORG  *-3
15695      *
15705      *
15715      *
15725      *          EPRINT PRINTS THE ERROR MESSAGE AND REFERENCE TO
15735  EPRINT BNF  B25,PRSM
15745      BL    B22,EJS
15755  R25  RCTY
15765      MATY ERAB
15775      WNTY INRM-3
15785      TBTY
15795  R26  MATY EVALFR-11
15805      BH
15815      DCRG  *-3
15825  WRPRND C    INPUT2+13,FINAL
15835      BNE   B27
15845      TUM   INPUT2+69,,11
15855  R27  BNC3 PC-LRD
15865      TF    B28+6,WRPRND-1
15875  R28  R
15885      DORG  *-3

```

127

AFIT VERSION 1620 SPS

PAGE 14

```

15895   *          HEADER ROUTINE
15905   *
15915   *
15925 HEADER TFM HED..10
15935   TOM HEADER-1
15945 A10 BNR CMA INPUT+20
15955 A9  BNR PASSLEJS
15965 A8  BIM LINE..012
15975   BT  PCHCRD,PCMCRD-1
15985   B   READ
15995   DORG 0-3
16005 COMA
16015   A9
16025   *          HEADER OPERAND GREATER THAN ONE CHARACTER
16035   BC ER13,HEADER-1
16045   CH INPUT+20..10
16055   BE 612
16065   CP  INPUT+20..40..10
16075   *          SPECIAL CHARACTER USED AS HEADER
16085   BL ER12
16095   TF HED,INPUT+20
16105   TOM HEADER-1,1
16115 B12 TR INPUT+19,INPUT+21
16125   B   A10
16135   DORG 0-3
16145 ER12 TFM EVALER-1,17200
16155   DC 1..***
16165   TFM HED..10
16175   B   A64
16185   DORG 0-3
16195 ER13 TFM EVALER-1,17300
16205   DC 1..**
16215 A64   BT  EPRINT,EPRINT-1
16225   BC2  A7
16235   B   A9
16245   DORG 0-3
16255   *
16265   *          THE FOLLOWING ROUTINE PROVIDES A CONDENSED OBJECT DECK IF
16275   *          ONE IS DESIRED
16285   *
16295 CMPCCN ILM CONCD+1..1
16305 A19 TF TESI..INPUT2+73
16315   S   TSET..INPUT2+68
16325   CM  SIXTY..60..10
16335   BNE A16 TYPE..INPUT2+63
16345 EMPTY TF CMPUT..68..INPUT2+68
16355 A18 TFM TR+11,INPUT2-1
16365 A18   A   TR+11,INPUT2+63
16375   A   TR+11,INPUT2+63
16385 TR   TK CMPOUT..0..2
16395   A   TR+6,TEST
16405   TF CMPUT..73..INPUT2+73
16415   TF TESTAD,INPUT2+73
16425 CONCC TDM CMPOUT..61..1

```

AFIT VERSION 1620 SPS

		PAGE
16435	TF	B29+11,TR+1
16435	A	B29+11,TEST
16435	SM	B29+11,1
16665 629	BNR	B30
16475	B	A17
16475	DORG	*-3
16495 830	S	SIXTY,TEST
16505	BNZ	BB
16515 A17	TCM	BRRDBB+1,2
16525 PUNCHY	TFM	CMPDUT+63,1,10
16535	BNC4	B31
16545	AM	ORDER,1
16555	TF	CMPDUT+79,ORDER
16565	CF	CMPDUT+76
16575	TDM	CMPDUT+75,0,11
16585	WNCD	CMPDUT
16595 831	TFM	SIXTY,60
16605	TF	CMPDUT+74,BLNKS
16615	TFM	TR+6,CMPDUT
16625 BRRDBB	B	EMPTY
16635	UDRG	*-3
16645 A16	C	INPUT2+63,TYPE
16655	BE	B32
16665 B33	TCM	BRRDB+1,9
16675	B	PUNCHY
16685	DORG	*-3
16695 832	C	TESTAD,INPUT2+68
16705	BNE	B33
16715	C	SIXTY,TEST
16725	BL	B33
16735	B	A18
16745	DORG	*-3
16755 CMPINS	TCM	COND+11,0
16765	B	A19,*+2
16775	DORG	*-3
16785	*	
16795	*	PCHECKD PUNCHES A CARD NUMERICALLY
16805	*	
16815	PCMCRD	BC3 BB
16825 A5	BNC4	BB
16835	AM	ORDER,1
16845	TF	INPUT2+79,ORDER
16855	CF	INPUT2+76
16865	WNCD	INPUT2
16875 BB	BB	
16885		
16895	*	
16905	*	THE ROUTINE WHICH FOLLOWS TAKES CARE OF THE OUTPUT FOR THE PROCESSOR
16915	*	
16925	*	
16935 LIMPR	CF	ACCRS-4
16945	CF	LNTH-4
16955 PLACE	US	5,*
16965	CF	TEMPR-4
16975	BIM	LINH,*+12
16985	TR	INPUT2+12,LNTH-4
16995	*	
17005	*	
17015	*	
17025	*	
17035	*	
17045	*	
17055	*	
17065	*	
17075	*	
17085	*	
17095	*	
17105	*	
17115	*	
17125	*	
17135	*	
17145	*	
17155	*	
17165	*	
17175	*	
17185	*	
17195	*	
17205	*	
17215	*	
17225	*	
17235	*	
17245	*	
17255	*	
17265	*	
17275	*	
17285	*	
17295	*	
17305	*	
17315	*	
17325	*	
17335	*	
17345	*	
17355	*	
17365	*	
17375	*	
17385	*	
17395	*	
17405	*	
17415	*	
17425	*	
17435	*	
17445	*	
17455	*	
17465	*	
17475	*	
17485	*	
17495	*	
17505	*	
17515	*	
17525	*	
17535	*	
17545	*	
17555	*	
17565	*	
17575	*	
17585	*	
17595	*	
17605	*	
17615	*	
17625	*	
17635	*	
17645	*	
17655	*	
17665	*	
17675	*	
17685	*	
17695	*	
17705	*	
17715	*	
17725	*	
17735	*	
17745	*	
17755	*	
17765	*	
17775	*	
17785	*	
17795	*	
17805	*	
17815	*	
17825	*	
17835	*	
17845	*	
17855	*	
17865	*	
17875	*	
17885	*	
17895	*	
17905	*	
17915	*	
17925	*	
17935	*	
17945	*	
17955	*	
17965	*	
17975	*	
17985	*	
17995	*	
18005	*	
18015	*	
18025	*	
18035	*	
18045	*	
18055	*	
18065	*	
18075	*	
18085	*	
18095	*	
18105	*	
18115	*	
18125	*	
18135	*	
18145	*	
18155	*	
18165	*	
18175	*	
18185	*	
18195	*	
18205	*	
18215	*	
18225	*	
18235	*	
18245	*	
18255	*	
18265	*	
18275	*	
18285	*	
18295	*	
18305	*	
18315	*	
18325	*	
18335	*	
18345	*	
18355	*	
18365	*	
18375	*	
18385	*	
18395	*	
18405	*	
18415	*	
18425	*	
18435	*	
18445	*	
18455	*	
18465	*	
18475	*	
18485	*	
18495	*	
18505	*	
18515	*	
18525	*	
18535	*	
18545	*	
18555	*	
18565	*	
18575	*	
18585	*	
18595	*	
18605	*	
18615	*	
18625	*	
18635	*	
18645	*	
18655	*	
18665	*	
18675	*	
18685	*	
18695	*	
18705	*	
18715	*	
18725	*	
18735	*	
18745	*	
18755	*	
18765	*	
18775	*	
18785	*	
18795	*	
18805	*	
18815	*	
18825	*	
18835	*	
18845	*	
18855	*	
18865	*	
18875	*	
18885	*	
18895	*	
18905	*	
18915	*	
18925	*	
18935	*	
18945	*	
18955	*	
18965	*	
18975	*	
18985	*	
18995	*	
19005	*	
19015	*	
19025	*	
19035	*	
19045	*	
19055	*	
19065	*	
19075	*	
19085	*	
19095	*	
19105	*	
19115	*	
19125	*	
19135	*	
19145	*	
19155	*	
19165	*	
19175	*	
19185	*	
19195	*	
19205	*	
19215	*	
19225	*	
19235	*	
19245	*	
19255	*	
19265	*	
19275	*	
19285	*	
19295	*	
19305	*	
19315	*	
19325	*	
19335	*	
19345	*	
19355	*	
19365	*	
19375	*	
19385	*	
19395	*	
19405	*	
19415	*	
19425	*	
19435	*	
19445	*	
19455	*	
19465	*	
19475	*	
19485	*	
19495	*	
19505	*	
19515	*	
19525	*	
19535	*	
19545	*	
19555	*	
19565	*	
19575	*	
19585	*	
19595	*	
19605	*	
19615	*	
19625	*	
19635	*	
19645	*	
19655	*	
19665	*	
19675	*	
19685	*	
19695	*	
19705	*	
19715	*	
19725	*	
19735	*	
19745	*	
19755	*	
19765	*	
19775	*	
19785	*	
19795	*	
19805	*	
19815	*	
19825	*	
19835	*	
19845	*	
19855	*	
19865	*	
19875	*	
19885	*	
19895	*	
19905	*	
19915	*	
19925	*	
19935	*	
19945	*	
19955	*	
19965	*	
19975	*	
19985	*	
19995	*	
20005	*	

PAGE 16

```

AFIT VERSION 1620 SPS          PAGE 16
16995   *          TD INPUT2+17,BLNKS          06402 25 00976 15268
17015   *          IF A TYPED LISTING IS TO BE MADE, TYPE ADDRESS
17025   *          BNF PRT1,PRSM
17035   *          BT SPA1,SPA1-1
17045   *          BNF PRT2,GOODB+11
17055   PRT1          BNF D015T
17065   *          DORG *-3
17075   *          TF BRNCH+6,LINPRT-1
17085   PRT2          BNF BRNCH,PRSM
17095   *          BNF
17105   *          IF A DECLARATIVE, ALSO TYPE LENGTH
17115   *          PUNCH SOURCE STATEMENT AND PREPARE FOLLOWING CARD
17125   *          MNRY LNTH-4
17135   *          BRANCH B
17145   *          DORG *-3
17155   *          PUNCH SOURCE STATEMENT AND PREPARE FOLLOWING CARD
17165   *          PUNCH SOURCE STATEMENT AND PREPARE FOLLOWING CARD
17175   *          PUNCH SOURCE STATEMENT AND PREPARE FOLLOWING CARD
17185   *          BT PCHALF,PCHALF-1
17195   LINE          BT PCHALF,PCHALF-1
17205   *          TD INPUT2+4,INPUT2-2
17215   *          TD INPUT2+3,INPUT-4
17225   *          TD INPUT2+2,INPUT-6
17235   *          TD INPUT2+1,PCHALF+7
17245   *          TDH INPUT2+9
17255   G22          TF INPUT2+79,BLNKS
17265   *          TH INPUT2+5,ADDRS-4
17275   *          TD INPUT2+10,BLNKS
17285   *          TDM INPUT2+75+9
17295   *          TF B39+6,LINE-1
17305   B39          B
17315   *          DORG *-3
17325   CODSB          BNF D0DS,PRSM
17335   *          IF DS8 TYPE NUMBER OF ELEMENTS
17345   *          IF DS8 TYPE NUMBER OF ELEMENTS
17355   *          SPTV
17365   *          MNRY TEMPR-6
17375   *          C INPUT+18,XDS8-3
17385   DOCS          BNE 640
17395   *          TR INPUT2+17,TEMPR-4
17405   *          PCHRD,PCMERD-1
17415   B40          BT INPUT+18,XDS8-3
17425   *          C INPUT+18,XDS8-3
17435   *          BNE L0BL
17445   *          GENERATE OUTPUT CARDS FOR NUMERIC BLANK
17455   *          TF INPUT2-2,INPUT-2
17465   *          TR INPUT2-1,CLERER
17475   *          TR INPUT2+52,CLERER
17485   *          TF INPUT2+112,CLERER+50
17495   *          TF ALMVR+11,INPUT2+2
17505   *          A BLMVR+11,LNMH
17515   *          A BLMVR+11,LNMH
17525   *          TF B41+6,INPUT2+2

```

MFIT VERSION 1620 SP2

THE FOLLOWING ROUTINE HANDLES THE TYPED OUTPUT FOR DSA

```

PCHALF ROUTINE PUNCHES A CARD ALPHABETICALLY

      BC 3   BB
      BNC 4   BB
      INPUT2+147,SEVENS
      TF INPUT2+48,ORDER
      TC INPUT2+42,ORDER-3
      TD INPUT2+44,ORDER-2
      TO INPUT2+46,ORDER-1
      MACD INPUT2+10
      TFM INPUT2+10,00,10
      Bb
      DCRC  *-4

      INPUT2+113,BLSN0-1
      TFM
      AM 8416,2
      CM 4116
      BRF 341
      TF 8426,RLKVR+11
      TFM 116
      DC 1,*,*.

      ACCRS-4
      ACCRS-1
      INPUT2+128,ADDRS-4
      TC INPUT2+130,ADDRS-3
      TD INPUT2+132,ADDRS-2
      TO INPUT2+134,ADDRS-1
      TU INPUT2+136,ADDRS
      IC 119,CDRS-4
      F  FINAL
      CM
      B,E  **24
      TCM INPUT2+128,*11
      S,ADRS,LNTH
      TO INPUT2+118,ADDRS-4
      TU INPUT2+120,ADDRS-3
      TC INPUT2+122,ADDRS-2
      TO INPUT2+124,ADDRS-1
      TU INPUT2+126,ADDRS
      BT 8691,6891-1
      BI A21,A21-1
      SM ADRS,*1
      A  ADDRS,LNTH
      B  LDRHL,,2
      DCRC  *-3

      INPUT2+113,BLSN0-1
      TFM
      AM 00000 000L4
      CM 06556 11 06552 -0000
      BRF 06870 14 06552 -0000
      TF 06882 47 06446 01200
      TD 06894 26 06912 06884
      TO 06906 16 00000 000-J
      DC 06917 1

      06918 31 01072 01456
      06930 32 01118 00000
      06942 11 01122 -00001
      06954 25 01087 01118
      06966 25 01089 01119
      06978 25 01091 01120
      06990 25 01093 01121
      07002 25 01095 01122
      07014 25 01093 01118
      07026 14 15431 -00000
      07034 47 01062 01200
      07C5C 15 01087 0000-
      07662 22 01122 00704
      07074 25 01077 01118
      07086 25 01079 01119
      07C98 25 01081 01120
      07110 25 01083 01121
      07122 25 01085 01122
      07134 27 11592 11591
      07146 27 01250 07249
      07158 12 01122 -00001
      07170 21 01122 00704
      07182 49  J4194 00000
      0719C

      0719C 46  06334 0C100
      07202 47  06334 00400
      07214 25  01197 00787
      07226 16  00149 COOP6
      07238 16  01099 000P0
      07250 47  06334 00400
      07262 11  02865 000-1
      07274 26  01106 11905
      07286 25  01107 02865
      07298 25  01101 02862
      07310 25  01103 02863
      07322 25  01105 02864
      07334 39  00949 00400
      07346 16  00949 00U-U
      07358 42  00000 00000
      07360
      BNF PICIN,PNSM
      TFM B4511,LEPO
  
```

PCHAI E KOUINE PINCIES A CARD AL PHARETTI JAIL

18105 A22 WTY CLERK+45
 18115 AM 045+11,5
 18125 845 TF TYPADD-1
 18135 WNTY TYPADD-5
 18145 TF H47+11,B45+11
 18155 AM H47+11,1+10
 18165 A47 BNR R46
 18175 B PCON
 18185 DORG *-3
 18195 R46 M RCITY,RCITY-1
 18205 M TABBY,G5,7
 18215 WNTY LNTH-4
 18225 B A2?
 18235 DORG *-3
 18245 *
 18265 * PUNCH TIME CONSTANT CARDS
 18275 PCCN C INPUT*18, XDSA-3
 18285 RT POSA
 18295 B1 PCBLRD,PCMCRD-1
 18305 TF INPUT2+74, BLNKS
 18315 TR INPUT2+62, QNSND-11
 18325 TFM PCON1*6, OUT*2
 18335 A PCON1*6, INPUT2+73
 18345 S PCON1*6, INPUT2+68
 18355 PCCN TC *RECMK
 18365 SM PCON1*6, OUT*2
 18375 CM PCON1*6, 51
 18385 BN A23
 18395 TD PCGN2+11, OUT*52
 18405 TC OUT*52, RECMK
 18415 TR INPUT2+5, OUT*2
 18425 TF PCON3+11, INPUT2+73
 18435 TE INPUT2+73, INPUT2+68
 18445 AX INPUT2+73, 50
 18455 BTM WRPRND, CMPCON
 18465 PCON2 TEM OUT*2
 18475 TR OUT*3, OUT*53
 18485 TF INPUT2+68, INPUT2+73
 18495 TF INPUT2+61, BLNKS-18
 18505 PCON3 TEM INPUT2+73
 18515 A23 TR INPUT2+5, OUT*2
 18525 BTM WRPRND, CMPCON
 18535 B LDLBL
 18545 DCRG *-3
 18555 POSA TR INPUT2+62, QNSND-11
 18565 A24 AM INPUT2+73, 5
 18575 AP INPUT2+68, 5
 18585 TF INPUT2+21, ZEPD+5
 18595 TC INPUT2+22, RECMK
 18605 BTM WRPRND, CMPCON
 18615 AM INPUT2+9, 5
 18625 TK ZEPD+, ZEPD+6
 18635 BNR A24, ZEPD+1
 18645 B LCLBL
 18655 DCRG *-3

AFIT VERSION 1620 SPS

		OUTPUT ROUTINE FOR INSTRUCTIONS AND LINKAGES	
18665	*		
18675	*		
18685	*		
18695	00INST	TR	INPUT2+62,INSN0-11
18705	SF	ADDRS-4	
18715	TF	INPUT2+73,ADDRS	
18725	TF	INPUT2+68,ADDRS	
18735	AM	INPUT2+73,12	
18745	A26	ADDS-4	
18755	CF	NOVTYPE,PRSW	
18765	BNF	OUT,ZERO	
18775	TR	OUT+3,ZEPO+2	
18785	TR	OUT+9,ZEPO+7	
18795	TD	OUT+2,RECMK	
18805	TC	UNIT+B,KELMK	
18815	TC	OUT+i4,KFCMK	
18825	MNTY	CUT	
18835	SPIV		
18845	MNTY	GUT+i3	
18855	SPIV		
18865	MNTY	GUT+i9	
18875	NOTYPE	TL	401,ZEPO+12
18885	TD	ZEP0+12,RECMK	
18895	TC	INPUT2+10,ZEPO	
18905	TC	ZEP0+12,401	
18915	BTM	MRPNRD,CMPINS	
18925	BNR	B4+,ZEP0+12	
18935	B	LDBL	
18945	DDR6	*-1	
18955	B48		
18965	C	*+23,ZEPO+1	
18975	Bt	SECINS+6,10	
18985	C	*+23,ZEPO+1	
18995	Bt	SECINS,16,10	
19005	TR	ZEP0+1,ZEPO+12	
19015	BNF	A2+,PRSM	
19025	BT	KCY,RCTY-1	
19035	TFM	L5+11,-10	
19045	BTM	TABBY1,G5+7	
19055	MNTY	LNH-4	
19065	A25	INPUT+18,XDSA-3	
19075	AK	INPUT12+9,7,10	
19085	TK	INPUT2+10,WRS+16	
19095	R	TYUSA,,TD ROUTINE TO TYPE OPERANDS OF MACRO LINKAGE	
19105	DORG	*-3	
19115	SECINS	TR	
19125	AM	ZEP0+2,EPO+12	
19135	TF	INPUT2+9,12	
19145	AM	INPUT12+68,INPUT12+73	
19155	BNF	A2+,PRSM	
19165	BT	RCY,RCTY-1	
19175	TFM	G5+11,+12,10	
19185	HTM	TABBY1,G5+7	
19195	B	A26	
19205	TABBY1	TBTY	
19215	TEST	DS ,,-5	
		TBTY	

AFIT VERSION 1620 SPS

		PAGE	20
19225	SUBENT	DS	5,*-5
19235	TARBY	TBTY	75000
19245	.	DC	1,*,-4
19255	TF	G25+6,TABBY1-1	
19265	G25	6	
19275	DORG	*-3	
19285	G5	AM	ADDSS,5,10
19295	SPAT	WNTY	ADDRS-4
19305	SPV	SPV	
19315	TVADD	DS	*-4
19325	.	DC	1,*,-4
19335	B6	DORG	*-9
19355	RCTY	TDM	PRSM,0
19365	.	BNC1	BB
19375	.	TDM	PRSM,-1
19385	RCTY1	RCTY	
19395	PRSM	DS	1,*,-1
19405	.	SM	RCNT,1,10
19415	BP	BB	
19425	TFM	RCNT,6,10	
19435	RC2	RCTY	
19445	RCNT	DS	2,*-4
19455	.	SM	RCNT,1,10
19465	BP	RC2	
19475	TFM	RCNT,61,10	
19485	BH	DORG	*-9
19495	.	BTM	LINPAT,DOOS,8
19505	PRDAS	BTM	INSTRN,FLAGR
19515	INST	BTM	INSTRN,DOB1
19525	BLI	BTM	INSTRN,DOB1
19535	BNI	BTM	INSTRN,DOB1
19545	RDW	BTM	INSTRN,DOB1
19555	K	BTM	INSTRN,DOOK
19565	DOB1	TFM	SNUPP+11,46,9
19575	B	A27	
19585	DORG	*-3	
19595	DOBNI	T+M	SNUPP+11,*7,9
19605	A27	TO	ZEPD+9,ZEPO+1
19615	.	TO	ZEPD+6,ZEPO
19625	SNCOP	TFM	ZEPD+1
19635	B	FLAGN	
19645	DORG	*-3	
19655	DORDW	TD	B49+11,ZEPO
19665	B49	TFM	SNUPP+11,3G,9
19675	A28	ICM	ZEPD
19685	B	A27	
19695	DORG	*-3	
19705	JUST	TC	H50P11,ADDCOM
19715	850	TC	B51+1,AUST
19725	851	AM	ADDCOM
19735	TF	ADDS,ADDCOM	
19745	BB	BB	
19755	DORG	*-9	

AFIT VERSION 1620 SPS

			PAGE	21
19765	DOK	TFM SNDUP+11,36,9	08494	16 08891 00-34
19775	TD	ZEPU+11,ZEPO	09C06	25 00511 00500
19785	B	A2B	09C14	49 08824 00600
19795	*			
19805	*	ASSEMBLE INSTRUCTION		
19815	*			
19825	INSTRN TR	ZTPU,CLEARER+41	09036	31 00500 00773
19835	BT	JUST,JUST-1	09042	27 08944 08943
19845	BC	H52,EJS	09054	43 09306 00587
19855	AM	ADD0W,11,10	09C66	11 00125 00CJ1
19865	B	LDM,11,10	09C78	49 14194 00000
19875	UCRG	*-3	09086	
19885	RS2		09C86	26 00466 00725
19895	TF	TEMP,AUDCOM	09C98	25 00560 00528
19905	TC	ZEPD,ZEP0+28	09110	25 00501 00529
19915	TC	ZEPU+1,ZEP0+29	09122	17 03682 09134
19925	TF	ZEPAU,*+1Z,4	09134	26 00506 01122
19935	CF	ZEPU+6,ADDRS	09146	33 00562 00C0C
19945	BIN	H53,INPUT+2	09158	45 09178 00817
19955	B	TYPINS	09170	49 09214 00C00
19965	DORG	*-3	09178	
19975	BTM	VALAD,*+12,5	09178	17 03402 09190
19985	TF	ZEPD+11,ADDRS	09190	26 00511 01122
19995	CF	ZEPU+7	09202	33 00507 00000
20005	TYPINS	ADDRS,AUDCOM	09214	26 01122 00725
20015	AM	ADD0W,11,10	09226	11 00125 00CJ1
20025	TF	B>4+6,INSTRN-1	09238	26 09256 09029
20035	*			
20045	*	BRANCH TO CHECK FOR FLAGS OR INSERT Q MODIFIER		
20065	BS4	6	09250	49 00000 00000
20075	*	CHECK TO SEE IF THERE IS A FLAG OPERAND		
20085	*			
20095	*			
20105	FLAGCR BNR	BS55,INPUT+20	09262	45 09362 00811
20115	B	SetIM	09274	49 09282 00000
20125	DORG	*-3	09282	
20135	*	SET FLAG IF IMMEDIATE INSTRUCTION		
20145	*			
20155	*			
20165	SECM	TD R56+9,ZEPO	09282	25 09303 00500
20175	RS6	CM *+9,1,B10	09294	14 09303 0-0-1
20185	BNE	LINPR	09306	47 06342 01200
20195	C	*+23,ZEPO+1	09318	24 09341 00501
20205	BE	LINPR,15,10	09330	46 06342 01235
20215	SF	ZTPU?	09342	32 00507 00000
20225	B	LINPR	09354	49 06342 00000
20235	DORG	*-3	09362	17 10066 -9282
20245	BS55	BTM CKRtC,SEEIM	09362	
20255	*	SCAN FLAG OPERAND		
20265	*			
20275	*			
20285	TRANS	TM INPUT19,INPUT+21	09374	31 00816 00818
20295	B60	BNR B57,INPUT+20	09386	45 09406 00817
20305	B	LINPR	09398	49 06342 00000
20315	DORG	*-3	09406	

AFIT VERSION 1620 SPS

		PAGE				
20325	857	BC B50, INPUT+19	09406	43	09426	00816
20335		B TRANS	09418	49	09374	00000
20445	858	DORG *-3	09426			
20355	858	CM INPUT+20, 23, 10	09426	14	09817	000K3
20365		BE LINPUT	09438	46	06342	01200
20375		CM INPUT+20, 71, 10	09450	14	00817	000P1
20385		BNE ABLE	09462	47	09618	01200
20395		BNR B50, INPUT+22	09474	45	09494	00819
20405		B ARLL	09486	49	09618	00000
20415		DORG *-3	09494			
20425	859	CM INPUT+22, 70, 10	09494	14	09819	000P0
20435		BNE BAKR	09506	47	09550	01200
20445		SF ZEOU+10	09518	32	00510	00000
20455	CHAR	TR INPUT+19, INPUT+23	09530	31	00816	00820
20465		B B60	09542	49	09386	00000
20475		DORG *-3	09550			
20485	BAKR	CM INPUT+22, 71, 10	09550	14	00819	000P1
20495		BNE ABLE	09562	47	09618	01200
20505		BNE B61, INPUT+24	09574	45	09594	00821
20515		B ZERONE	09586	49	09650	00000
20525		DORG *-3	09594			
20535	861	CM INPUT+24, 70, 10	09594	14	00821	000P0
20545		BNE ZERONE	09606	47	09650	01200
20555	ABLE	TC H6226, INPUT+20	09618	25	09636	00817
20565	862	SF ZEP0	09630	32	00500	00000
20575		B TRANS	09642	49	09374	00000
20585		DORG *-3	09650			
20595	ZERONE	SF ZEPO+11, 7071, 810	09650	32	00511	000P1
20605		CHAR B	09662	49	09530	00000
20615		DORG *-3	09670			
20625	MACRO	BT JUST, JUST-1	09670	27	08944	08943
20635	A29	SF ZEPO+28	09682	32	00528	00000
20645		T A29+11, ZEP0+29	09694	26	09693	00529
20655	*	SET ZERO TO INDICATE SUBROUTINE IS REQUIRED				
20675	*					
20685		TFM B65+6, ISTAT-30	09706	16	09736	-0659
20695	A	B65+6, ZEP0+29	09718	21	09736	00529
20705	R65	TCM DSA,,IO DSA ROUTINE TO COUNT NUMBER OF OPERANDS	09730	15	00000	00000
20715	B	DORG *-3	09742	49	13614	00000
20725			09750			
20735	*	ASSEMBLE LINKAGE				
20745	*					
20755	*					
20765	MAC1	TF DSASND,ADDRS	09750	26	15299	01122
20775		TF DSASND-5,ADDRS	09762	26	15294	01122
20785		AM DSASND-5,14,10	09774	11	15299	000J9
20795		AM OUT, ZEP0+1	09786	11	15294	000J4
20805		TR ZEP0,LINK	09798	31	00418	00501
20815		TR ZEP0+24,OUT	09810	31	00500	01128
20825		TR ZEP0+11,ADDRS	09822	31	00524	00418
20835	A	ZEP0+11,ADDRS	09834	21	00511	01122
20845		A ZEP0+6,PICKUP	09846	21	00565	02984
20855		TFM B65+11, INTABL-7	09858	16	09893	-1585
20865	867	AM B65+11,7	09870	11	09893	-0C07
20875	R66	C A23+11	09882	24	09693	00000

AFIT VERSION 1620 SPS

			PAGE
20885	BNE B67	09894	47
20885	TF B68+11,N66+11	09906	26
20905	SM B68+11,+2,10	09918	12
20915 R68	TF ZEPH+18	09930	26
20925	CF ZEPH+2	09932	33
20935	CF ZEPH+14	09934	33
20945	B INPUT	09942	33
20955	DCRG *-3	09946	00000
20965 *		09954	33
20975 *		09966	00000
20985 *		09974	00000
20995 DAS	BIT EVALAD,++12,+4	09974	17
21005	TF LINH,ADDRS	09986	26
21015	TF TEMP,LMTH	09998	26
21025	A TEMP,TEMPR	10010	00730
21035	IFM F1*,PRODAS	10012	21
21045	BMR DAC*,INPUT+20	10022	16
21055	TFM G16+6,NOSENSE,7	10034	45
21065 G14	B NOSENSE	10046	16
21075	DURG *-3	10058	49
21085 *		10066	00000
21095 *		10078	45
21105 *		10090	49
21115 CKREC TF BRI+6,*-1	EVALUE LENGTH OF DAS	10098	14
21125	BMR BRI+INPUT+22	10098	14
21135 BRI	A	10110	00000
21145	DCRG *-3	10112	00000
21155 DH2	CM INPUT+22,23,+10	10114	00000
21165	BE BRI	10116	00000
21175	BB	10118	00000
21185	DURG *-9	10122	42
21195 *		10124	00000
21205 *			
21215 *			
21225 CAC	TF INPUT+18,XDAS-3	10124	26
21235	BIT LVALAD,++12,+4	10136	17
21245	TF LINH,ADDRS	10148	26
21255	CM LINH,51	10160	14
21265	BMR ERCON	10172	46
21275	A ADDRS,ADDRS	10184	21
21285	TF TEMP,ADDRS	10196	26
21295	BMR H7LINPUT+20	10208	45
21305	B ERCON	10220	49
21315	DCRG *-3	10228	45
21325 B71	BMR B72,INPUT+22	10240	49
21335	B ERCON	10248	00000
21345	DCRG *-3	10250	00000
21355 B72	TFM CHVALD+11,INPUT+19	10260	21
21365	A CHVALD+11,TEMPR	10272	31
21375 CHVALD TR	OUT+2	10284	45
21385	B B77,OUT+3	10296	49
21405	B ERCON	10304	45
21415 B73	DCRG *-3	10316	49
21425	B R75	10348	00000
21435	DCRG *-3	10324	00000

	PAGE
21445 874 CM OUT+5,23,10	14 00423 000K3
21455 STCHAR BNE ERCON	10324 47 10326 01200
21465 875 TD STCHAR+11,OUT+5	10348 25 10347 00423
21475 AM CHVALD+11,3	10360 11 10283 -0003
21485 876 TF 876+6,CHVALD+11	10372 26 10390 10233
21495 876 TFM **10	10384 16 00000 000-0
21505 DC 1,**	10395 1
21515 CM OUT+3,34,10	10396 14 00421 000L4
21525 BNE A32	10408 47 10456 01200
21535 TF 877+6,CHVALD+11	10420 26 10450 10233
21545 877 SM 877+6,2,10	10442 12 10450 000-2
21555 877 TFM **10	10444 16 00000 000-0
21565 DC 1,**	10445 1
21575 A32 TR OUT+2,INPUT+21	10456 31 00420 00818
21585 TF B78+11,CHVALD+11	10468 26 1053 10233
21595 AM 878+11,1	10480 11 10503 -0001
21605 878 TR INPUT+21	10492 31 00818 00000
21615 TFM H74+6,OUT+4	10504 16 10546 -0422
21625 A 879+6,TEMPR	10516 21 10546 00710
21625 SM 879+6,2,10	10528 12 10546 00C-2
21635 880 CF 33 00000 00000	10540 14 10546 -0422
21645 879 CM H79+6,OUT+4	10552 14 10546 -0422
21655 BNE B80 10364 47 10526 01200	10564 47 10580 10347
21665 BNN DAC3,STCHAR+11	10576 45 10680 10347
21665 * ADDRESS ASSIGNED BY PROCESSOR	
21695 *	
21705 TFM F1+6,F2	10588 16 10678 J0704
21715 MOSINE BT JUST,JUST-1	10600 27 08944 08943
21725 AM ADDON,1	10612 11 00725 -0001
21735 AP ADDS,1	10624 11 01122 -0001
21745 A ADDON,TEMPR	10636 21 00725 00710
21755 SM ADDON,2,10	10648 12 00725 00C-2
21765 F3 BMR LDLB,EJS	10660 45 14194 00567
21775 F1 B DORG **3	10672 49 00000 00000
21785 ETM CKREC,MOSINE	10680 17 10066 J0660
21795 DAC3 BTM LVALID,F3,5	10690 17 03492 10660
21805 F2 TF CONSND-5,ADRS	10704 26 15275 01122
21825 SM CONSND-5,1	10716 12 15275 -0001
21835 IF CONSND,CONSND-5	10728 26 15280 15275
21845 A CONSND,TEMPR	10740 21 15280 00710
21855 BTM LINPNT,PCON	10752 17 06342 -7520
21865 * EVALUATE LENGTH OF DSB	
21885 * TF INPUT+18,XDS-3	10764 26 00815 164642
21895 DS8 BTM EVALD,**12,4	10776 17 03M82 10788
21905 TF LNTH,ADDRS	10786 26 00704 01122
21915 BWR R83,INPUT+20	10800 45 10832 00817
21925 A33 TFM tVALER-1,70000	10812 16 05105 P0000
21945 DC 1,**	10823 1
21955 B A34	10824 49 12838 00000
21965 DORG **3	10832

AFIT VERSION 1620 SPS

		PAGE
21975 883	BTM CKREC,A33	10632 17 10066 J0812
21985 *	EVALUATE NUMBER OF ELEMENTS OF DSB	
22005 *		
22015	BTM EVALAD,*+12,5	10844 17 03442 10856
	TF TEMP,ADDRS	10856 26 00730 01122
22035 SEN	BNR ASINE,INPUT*20,4	10868 45 10R76 00817
22045 *	ADDRESS ASSIGNED BY PROCESSOR	
22065 *		
22075 A35	A ADDCOM,LNTH	10860 21 00725 00704
	M LNTH,ADDRS	10892 23 007C4 01122
22085	SF 95	10904 32 00095 00000
22095	S 99,LNTH	10916 22 00099 00704
22105	TF ADD45,ADDCON	10928 26 01122 00725
22115	A ADDCOM,99	10940 21 00725 00099
22125	BNR LDBL,EJS	10952 45 14,194 005A7
22135	BTM LIMPRT,DODSB	10964 17 06442 -6642
22145	BTM CKREC,A35	10976 17 10066 J0880
22155 ASINE	BTM	
22165 *	ADDRESS ASSIGNED BY PROGRAMMER	
22175 *		
22185 *		
22195	BTM EVALAD,*+12,5	10988 17 03402 11000
	BNR LDBL,EJS	11000 45 14,194 005B7
22215 PRC5B	BTM LIMPRT,DODSB	11012 17 06342 -6642
22225 *	EVALUATE LENGTH OF DS OR DNB	
22235 *		
22245 *		
22255 DSCWB	BTM EVALAD,*+12,4	11024 17 03482 11036
	TF LNTH,ADDRS	11036 26 00704 01122
22265	BC B84,ZEP0+29	11048 43 11084 00529
22285 CM LNTH,51		11060 14 00704 -0051
22295 *	BRANCH IF LENGTH OF DNB IS GREATER THAN 50	
22305 *		
22315 *		
22325 ERCON	BNN ERCON	11072 46 12626 01300
22335 684	BNR NASS,INPUT*20	11084 45 11188 00817
22345 *	ADDRESS ASSIGNED BY PROGRAMMER	
22355 *		
22365 *		
22375 A36	TF ADDRS,ADDCON	11096 26 01122 00725
22385	A ADDCOM,LNTH	11108 21 00725 00704
22395	BC DSS,ZEP0+28	11120 43 11152 00528
22405	A ADDRS,LNTH	11132 21 01122 00704
22415	B A1	11144 49 11164 00000
22425	DURG *-3	11152 11 01122 000-1
22435 OSS	AM ADDRS,1,10	11164 45 14,194 005B7
22445 A1	BNR LDBL,EJS	11176 17 06442 -6678
22455 PRDS	BTM LIMPRT,DODS	11188 17 10066 J1096
22465 NASS	BTM CKREC,A36	
22475 *	ADDRESS ASSIGNED BY PROGRAMMER	
22485 *		
22505	BTM EVALAD,A1,5	11200 17 03452 11164
22515 MONG	BTM EVALAD,*+12,4	11212 17 03482 11224
22525	AM ADDCOM,1	11224 11 00725 -0001

AFIT VERSION 1620 SPS

```

22535      TF  SHEILA+11,ADDCDN          11236   26  11283  00725
22545  LYNN  S  SHEILA+11,ADDRS          11248   22  11283  01122
22555      BP  LYNM                         11260   46  11248  01100
22565  SHEILA  SM  ADDCDN             11272   12  00725  -0000
22575      TF  ADDR5,ADDCDN           11284   26  01122  00725
22585      B   DORG                         11296   49  11328  00000
22595  DORG  --3                           11304   17  03482  11316
22605  DORG  BTM  EVALAD,*+12,+4       11316   26  00725  01122
22615      TF  ADDCDN,ADDRS           11316   26  00725  01122
22625  *     SET ADDRESS COUNTER TO NEW VALUE
22635  *     SM  ADDCDN,1+10            11328   12  00725  000-1
22645  *     BNH  H05                         11340   46  11364  01300
22645  G1  BNH  ADDCDN,99999          11352   16  00125  R99999
22645  *     TFM  ADDCDN,L0BL,JJS        11364   45  14194  00587
22645  BBS  CF  ADDR5-4                11376   33  01118  00000
22645  CF  BNE  AB,PRSN              11388   44  05118  08664
22645  BBS  MNVY  ADDR5-4             11400   38  01118  00100
22645  BBS  BTM  LINt,*+12            11412   17  00502  J1424-
22645  BBS  BT  PCM,RD,PCM,RD-1*       11424   27  06262  06261
22645  BBS  B  LDLBL                 11436   49  14194  00000
22645  BBS  DORG  --3               11444   16  00044  00000
22645  *     EVALUATE ADDRESS OF DEND
22645  *     22165  DEND  BTM  EVALAD,*+12,+4       11444   17  03482  11456
22645  *     22175  DEND  TFM  MESS1+2+,49,10      11456   16  01195  00049
22645  *     22185  DEND  BTM  EVALAD,*+12,+4       11444   17  03482  11456
22645  *     22195  DEND  TFM  MESS1+2+,49,10      11456   16  01195  00049
22645  *     22805  *     BRANCH IF PASS11
22645  *     22815  *     BRANCH IF PASS11
22645  *     22835  *     BC  OVER,EJS
22645  *     22845  BC  OVER,EJS
22645  *     22855  BO  PASS1,EPD+29
22645  *     22865  BO  PASS1,EPD+29
22645  *     22875  TFM  MESS1+24,,+10
22645  *     22875  BC1  A38
22645  *     22885  PNCM11  MACD IMPUT2-10
22645  *     22895  B   A38
22645  *     22905  DORG  --3
22645  *     22915  OVER  LDNU,ADDRS
22645  *     22925  CF  ADDR5-4
22645  *     22935  DC  3,0,*-0
22645  *     22945  -00  8C  H88,2EPD+29
22645  *     22955  TDM  GOT0-17,+8
22645  *     22965  B   687
22645  *     22975  DORG  --3
22645  *     22985  B841  BMG3  88
22645  *     22995  CM  SIXTY,60
22645  *     23005  BNE  A17
22645  *     23015  B8  687
22645  *     23025  DORG  --9
22645  *     23035  B88  TDM  GOT0-17,1
22645  *     23045  B87  BNE  689,PRSW
22645  *     23055  B87  MNVY  ADDR5-4
22645  *     23065  B89  BT  B891,B891-1
22645  *     23075  BTF  LINt,*+12

```

PAGE 26

AFIT VERSION 1620 SPS

			PAGE
23085	BT	PCHCRD,PCMEND-1	11690 27 06262 06261
23095	BC	A41,ZEP0+29	11702 43 12138 00529
23105	BT	RCTV,RCIV-1	11714 27 08618 08617
23115	CSTAY	C LISIAT,LISTAT	11726 24 15113 00649
23125	*	BRANCH IF SUBROUTINES ARE TO BE LOADED	
23135	*		
23145	*		
23155	BNC	MACHUS	11738 47 12434 01200
23165	BD	A41,EJS	11750 43 12138 00587
23175	A48	WAVY MESS1	11762 39 01171 00100
23185	TC	EJS,RECWK	11774 25 00587 01796
23195	*		
23205	*		
23215	*		
23225	PRSYM	TFN SN1+11,SYMBL-1	11786 16 11893 J6817
23235	A43	TCM A40,57	11798 15 11808 -0005
23245	BT	RCTV,RCIV-1	11810 27 08618 08617
23255	A44	ZEP0,CLEREN+30	11822 31 00500 C0762
23265	TR	SYML+11	11834 16 11973 -0000
23275	TFM	SYM2+6,ZEP0+3	11846 16 11992 -0503
23285	TFM	SYM1+11,1,10	11858 11 11893 000-1
23295	AM	S41+11,1,10	11870 46 11894 00400
23305	BC	G10	11882 43 11914 00050
23315	SNT	B93	11894 48 00000 00000
23325	G30	H	
23325	SEVENS	DC I,7,070707.*	11905 7
		POT7077	
23335	B	INIT2	11906 49 01810 00000
23345	DORG	*-3	11914
23355	BT	B94+11,SNT+11	11914 26 11937 11893
23365	B93	ID SYML+11	11926 25 11973 00000
23365	B94	SYM2+11,B94+11	11938 26 11997 11937
23375	TF	SYM1+11,SYML+11	11950 21 11973 11973
23385	A	SYM2+6	11962 11 11992 -0000
23395	SYM1	AM SYML+11,SYML+11	11974 21 11997 11973
23405	A	SYM2+11,SYML+11	11986 26 00000 00000
23415	SYM2	TF SNT+11,SYML+11	11998 26 11893 11997
23425	TF	SN1+11,5,10	12010 11 11B93 000-5
23435	AM	H95+11,SNT+11	12022 26 12045 11893
23445	TF	ADRS	12034 26 01122 00060
23455	TF	CF ADDRS-4	12046 33 01118 00000
23465	CF	WAVY ADDRS-4	12058 36 01118 00100
23475	BNF	H96,ZEP0+15	12070 44 12094 00515
23485	ZEP0+3,14,8	TFN ZEP0+3,14,8	12082 16 00503 0-014
23495	Navy	LEPU+1	12094 39 00501 00100
23505	B96	SM A3+10,1,10	12106 12 11808 000-1
23515	SM	A44	12118 46 11822 01100
23525	BP	B A3	12130 49 11798 00000
23535	B	DORG *-3	12138 31 00964 15352
23545	A41	TR INPUT2+5,BRSQ+1	12138 31 00986 15374
23555	TR	INPUT2+27,BRSQ+23	12150 27 06274 06273
23565	TK	AS,AS-1	12162 31 00959 14938
23575	BT	INPUT2,1BLCRD	12174 27 06274 06273
23585	TK	AS,AS-1	12186 31 00959 14938
23595	BT	OUT,TARCON-3	12198 31 00418 15376
23605	TR		
23615	*		
23625	*		

PUNCH ARITHMETIC TABLES

AFIT VERSION 1620 SPS

		PAGE
23635 *	TF INPUT2+79,BLNK5-60	12210 26 01038 15208
23645 PTBL	TF B90+*,OUT+6	12222 26 12240 00424
23655 B90	TD *RECK	12234 25 00000 01796
23665 B90	TF E91+11,OUT+2	12246 26 12269 00420
23675 B91	TR INPUT2	12258 31 00959 00000
23685 B91	TDM INPUT2+75,*,11	12270 15 01034 0000-
23695 B7	BT A5,A5-1	12282 27 06274 06273
23705 B7	TF B92+6,OUT+6	12294 26 12312 00424
23715 B92	TD .OUT13	12306 25 00000 00421
23725 B92	TR OUT,OUT+4	12318 31 00416 00422
23735 B92	BC PLDR,ZEPO+29	12330 45 12210 00421
23745 B92	BNR PTBL,OUT+3	
23755 *	PUNCH HALT AND PROCEED	
23765 *	TR INPUT2,GO TO-18	12342 31 00959 15114
23775 *	TR INPUT2+32,GO TO+14	12354 31 00991 15146
23805 BETA	DS 10,*	12413 27 06274 06273
23805 BETA	BT A5,A5-1	1236 46 01810 00330
23805 BETA	BC INIT2	12426 49 01798 00000
23895 B INITI		12434
23905 B INITI		
23915 DORG **-3		
23925 *	STORE ADDRESSES OF PICK ROUTINE AND SECONDARY LINKAGES OF SUBROUTINES USED	
23935 *		
23945 *		
23955 *		
23965 MACROS BC WRMSJES		12434 43 12678 00587
23975 AT JUST,JUST-1		12446 27 08944 08943
23985 TF SUBENT,ADDCON		12458 26 08542 00725
23995 DIN CNTR,*,10		12470 16 02521 000-0
24005 TFM DJD+11,ISTAB-30		12482 16 12565 -0659
24015 TFM A45+,ENTABL-7		12494 16 12584 -1565
24025 A47 AM CNTR,1,10		12506 11 02521 000-1
24035 AM DJD+11,1,10		12518 11 12565 000-1
24045 CM DJD+11,1,STA#		12530 14 12565 -0689
24055 BE A46		12542 46 12646 01200
24065 DJD BD A47		12554 43 12506 00000
24075 AR A45+,7,10		12566 11 12584 000-7
24085 A45 TF ,CNTR		12578 26 00000 02521
24095 TF B99+6,A45+6		12590 26 12620 12584
24105 SM B99+6,2,10		12602 12 12620 000-2
24115 B99 TF *SUBENT		12614 26 00000 08542
24125 AM SUBENT,20,10		12626 11 08542 000K0
24135 B A47		12638 49 12506 00000
24145 DORG **-3		
24155 A46 TF PICKUP,SUBENT		12646 26 02984 08542
24165 TD NOISE,OUT+3,,STORE NOISY DIGIT		12658 25 14697 00421
24175 B A48		12670 49 11762 00000
24185 DORG **-3		12678

AFIT VERSION 1620 SPS

		PAGE
24195 WRNS	WATY MESS2	12678 39 01201 00100
H		12690 48 00000 00000
24205 DC	B,5,*	12701 8
24215 -000005,		
DWB	2,*-6	12695 2
24225 *	LOAD SUBROUTINE PROCESSOR	
24245 *		
24255 *		
24265 B	BRLOAD	12702 49 15354 00000
24275 DORG *-3		12710
24285 *		
24295 *	DEFIN CONSTANT AND DEFINE SPECIAL CONSTANT	
24305 *		
24315 DC	BD D2*,ZEP0+28	12710 43 12742 00528
24325 TF	INPUT+18,XDS-3	12722 26 00815 16462
24335 B	D1	12734 49 12754 00000
24345 DURG *-3		12742 26 00815 16473
24355 D2	FF INPUT+18,XDS5-3	12754 25 12709 00528
24365 D1	DC-1,ZEP0+28	12766 17 03MB2 12778
24375 BIM	VALID0,*+12,4	12778 26 00704 01122
24385 TF	LNTH,ADDNS	12790 14 00704 -0051
24395 CM	LNTH,51	12802 46 12826 01300
24405 BNN	ERCON	12814 45 12922 00817
24415 BNR	D3,INPUT+20	12826 16 05105 00000
24425 TFM	EVALER-1,80000	12837 1
24435 DC	1,*.	
24445 A34	TR INPUT+19,ELNGTH-1	12838 31 00816 01263
24455 BT	EPRINT,ERINT-1	12850 27 05310 05309
24465 BC2	A7	12862 46 05142 00200
24472 TF	PLACE,ADDCOM	12874 26 06365 00725
24485 BNR	OP,E,S	12886 45 03002 00587
24495 BT	RCTV1,RCVY1-1	12898 27 08654 08653
24505 BTM	TABV1,OP,7	12910 17 08524 -3002
24515 D3	ZEPO-1,CLEER	12922 31 00499 00732
24525 SF	ZEP0	12934 32 00500 00000
24535 TCM	SFLAG+1,3	12946 15 13135 00003
24545 B	A70	12958 49 13102 00000
24555 DORG	*-3	12966 14 00819 000K3
24565 CCOMER CM	INPUT+22+23,10	12978 46 13114 01200
24575 BE	A50	12990 46 13054 01100
24585 BH	A51	13002 43 12826 00819
24595 BC	ERCON,INPUT+22	13014 43 13034 00818
24605 BC	04,INPUT+21	13026 49 13090 00000
24615 H	TRREC	13034 15 13135 00002
24625 DORG	*-3	13046 49 13090 00000
24635 D4	TCM SFLAG+1,2	13054
24645 B	TRREC	
24655 DORG	*-3	
24665 *		
24675 *	COLLECT CONSTANT	
24685 *		
24695 A51	TF SFLAG+11,INPUT+22	13054 26 13165 00819
24705 TC	ZEP0+51,INPUT+22	13066 25 00521 00819
24715 TN	ZEP0,ZEP1+1	13078 31 00500 00501
24725 TRREC	INPUT+19,INPUT+21	13090 31 00816 00818

AFIT VERSION 1620 SPS

			PAGE	PAGE
26735 A70	BNR	CCOMER, INPUT+22	13102	45
26745 A50	BNF	SFLAG, ZEPO	13114	44
	B	ERCLM	13126	49
26755 DURG	*	-3	13134	32
26765 SFLAG	ST	ZEPU+50	00550	00C00
26775 SFLAG	CM	SFLAG+11, 34, 10	13146	14
26785 HME	A52		13158	47
26795 BNF	DS, ZEPO+50		13206	01200
26805 SF	ZEPO+49		13170	44
26815 SF	ZEPO+50, RECMK		13182	32
26825 US	TC	ZEPU+50	00649	00C00
26835 A52	SF	ZEPU	13194	25
26845 TESTAD DS	5*		13206	32
26855 IFM	D6+6, ZEPO+50		13217	5
26865 S	D6+6, LNTH		13218	16
26875 D6	C	*CLBREK+49	13230	22
26885 BNE	BNE	ERCLM	13242	24
26895 FF	FF	UT+11, DC+6	13254	47
26905 D7	TR	ZEPU	13266	26
26915 60	60	DC-1	13278	31
26925 SF	ZEPU+1		13290	43
26935 SET	DC	1,0,*	13302	32
26945 SET2	DC	1,0,*-1	13313	1
26955 D8	BNR	D9, ZEPD+1	13312	1
26965 CF	ZEPU+1		13314	45
26975 SIXTY	DC	5,60,*	13326	33
26985 U9	-C000	BNR CHECK, INPUT+22	13337	5
26995 *		ADDRESS ASSIGNED BY PROCESSOR	13338	45
25005 *			13350	26
25015 *			13362	21
25025 GOAHD	TF	ADDRS, ADDCOM	00725	00725
25035 A	ADDON, LNTH		13374	26
25045 TF	CONSM, ADDCOM		13386	11
25055 AM	CONSM+1, 10		13398	43
25065 BC	DSC, DC-1		13410	21
25075 A	ADDRS, LNTH		13422	49
25095 B	DORG	*-3	13430	11
25105 DSC	AM	ADDRS+1, 10	01122	000-1
25115 A53	BMR	LDLBL, EJS	13442	45
25125 TR	QUIT+2, ZEPO+1		13454	31
25135 TF	CONSM+5, CONSM		13466	26
25145 S	CONSM-5, LNTH		13478	22
25155 PROCSA BIM	LINPRY, PCQN		13490	17
25165 CHECK	TR	INPUT+19, INPUT+21	00816	00816
25175 BIM	CKRC, GOAHD		13502	31
25185 TR	INPUT+19, INPUT+21		13514	17
25195 *		ADDRESS ASSIGNED BY PROGRAMMER	13526	31
25205 *			00816	00816
25215 *			13538	17
25225 BTW	EVALAD+12+4		03082	13550
25225 TF	CONSM+ADDRS		13550	26
25225 BC	LL1, DC-1		13562	43
25225 AM	CONSM+1, 10		13574	11

AFIT VERSION 1620 SPS

			PAGE
25265	B A53	13586	49 13442 00000
25275	DORG *-3	13594	13606 49 13442 00000
25285 D11	A CONSND,LNTH	13594	21 15280 00704
25295	B A53	13606	49 13442 00000
25305	DORG *-3	13614	13614 16 13896 00086
25315 DSA	TFM TRDSA+6,96,10	13626	33 13655 00020
25315	CF GOEVAL+5	13638	45 13630 00587
25335	BNK A54,EJS	13638	45 13630 00587
25342 *			
25355 *	COLLECT OPERANDS		
25355	BTM EVALAD,++12,+4	13650	17 03MB2 13662
25375	GOEVAL BTM AM TRDSA+6,-2,10	13662	11 13896 000-5
25385	CM TRDSA+6,51,10	13674	14 13896 000N1
25395	BL TRDSA	13686	47 13890 01300
25405	TFM EVALER-1,60000	13698	16 05105 00000
25415 LRCSA	DC 1,-,*	13709	1
25425	*		
25435	BT EPRINT,EPRINT-1	13710	27 05310 05309
25445	BT A7	13722	46 05142 00200
25455	TFM TRDSA+5,51,10	13734	16 13895 000N1
25465	BNR A56,EJS	13746	45 13938 00287
25475	BT RCTV1,RCVY1-1	13758	27 08654 08653
25485	BTM TABBY1,AST,7	13770	17 08524 J3902
25495 *			
25505 *	DURING PASS1 COUNT NUMBER OF OPERANDS		
25515 *			
25525 A55	CM INPUT+20,23,10	13782	14 00817 000K3
25535	BNE D12	13794	47 13818 01200
25545	AM TRDSA+6,-2,10	13806	11 13896 000-5
25555 D12	TR INPUT+19,INPUTJ+21	13818	31 00816 00818
25555 A54	BNR A55,INPUT+20	13830	45 13782 00817
25575	AM TRDSA+6,-2,10	13862	11 13896 000-5
25585	CM TRDSA+6,51,10	13884	14 13896 000N1
25595	BNK ERDOSA	13866	46 13698 01300
25605	B A56	13878	49 13938 00000
25615 TRUSA	TR ZEPD,ADDRS-4	13890	31 00500 01118
25625 A57	SF GOEVAL+5	13902	32 13655 000C0
25635	BNR GOEVAL,INPUT+20	13914	45 13650 00817
25645	T1-M LNTH15	13926	16 00704 -0005
25655 A56	TF A58+11,ADDCOM	13938	26 14021 00725
25665	AM ADDCOM,5,10	13950	11 00725 000-5
25675	TF A59+11,ADDCOM	13962	26 14053 00725
25685	A ADDCOM,TRDSA+6	13974	21 00725 13896
25695	SM ADDCOM,1,10	13986	12 00725 000-1
25703 AERB	BNF A59,GOODDB11	13998	44 14042 03353
25715 A58	ADDRS	14010	16 01122 -0000
25725	TFM ADDCOM,18,10	14022	11 00725 00008
25735	B D13	14034	49 14054 00000
25745 A59	DORG *-3	14042	16 01122 -0000
25755 D13	TFM ADDKS	14042	16 01122 -0000
25765	BNR LOLBL,FJS	14054	45 14194 00587
25775	BNF D14,GOODDB+11	14066	44 14086 03353
25785	B MAC1	14078	49 09750 00000
25795	DORG *-3	14086	16 01122 -0000
25805 D14	TF USASND,ADDRS	14086	26 15299 01122

AFIT VERSION 1620 SPS							PAGE 32
25815	SM	DSASND, ⁴					14098 12 15299 -0004
25825	TF	DSASND, ⁵ ,DSASND					14110 26 15294 15299
25835	SM	DSASND, ^{5,5}					14122 12 15294 -0005
25845	BTM	LINPR1,TPOSEA					14134 17 06342 -7360
25855	*	TRANSFER INSTRUCTION ROUTINE					
25865	*						
25875	TRA	BT	JUST,JUST-1				14146 27 06944 06943
25885	AM	ADDOW,23					14158 11 00725 -0023
25895	TR	ZEPOTRAC-24					14170 31 00500 01270
25915	BD	LINPR1,EJS					14182 43 06342 00587
25925	*	ROUTINE TO LOAD LABELS INTO SYMBOL TABLE					
25935	*						
25945	LDAI	C	CLEARER+11,INPUT+10				14194 24 00743 00807
25955	8NE	F9					14206 47 14226 01200
25965	LABCTR	DS	2,*				14217 2
25975	b	A37					14218 49 02546 00000
25985	DORG	*-3					14226 15 14353 00001
26005	F9	TDM	TSPEC+11,*1				14226 15 14353 00001
26015	TF	LAB,INPUT+10					14238 26 01261 00807
26025	TFM	LABCTR,6,10					14250 16 14217 000-6
26035	A61	BD	A60,LAB				14262 43 14318 01261
26045	BD	A60,LAB-1					14274 43 14318 01260
26055	SM	LABCTR,1,10					14286 12 14217 01260
26065	TF	LAB,LAB-2					14298 26 01261 01259
26075	B	A61					14310 49 14262 00000
26085	DORG	*-3					14318 26 01585 01261
26095	A60	TF	INPUT3,LAB				14330 32 01585 00000
26105	SF	INPUT3					14341 3
26115	MED	DS	3,*				14342 32 01250 00000
26125	TSPEC	SF	LAB-11				14354 14 01251 000-3
26135	CIM	LAB-10,3,10					14366 46 14450 01200
26145	BE	A62					14378 14 01251 000K1
26155	CPM	LAB-10,21,10					14390 46 14450 01200
26165	BE	A62					14402 14 01251 000L3
26175	CIM	LAB-10,33,10					14414 47 14498 01300
26185	BL	TR14					14426 14 01251 00009
26195	CIM	LAB-10,69,10					14438 46 14462 01100
26205	RH	LBLOK					14450 15 14353 00000
26215	A62	TDM	TSPEC+11,*0				14462 31 01250 01252
26225	LBLOK	TR	LAB-11,LAB-9				14474 45 14342 01250
26235	BNR	TSPEC,LAB-11					14486 43 14698 14353
26245	BC	ER1,*TSPEC+11					14498 14 14217 000-6
26255	LDMED	CIM	LABCTR,6,10				14510 46 14612 01200
26265	BE	BIT					14522 33 01585 00000
26275	CF	INPUT3					14534 11 14217 000-1
26285	AM	LABCTR,1,10					14546 16 14581 -1585
26295	TFM	D17+11,*INPUT3					14558 12 14581 000-1
26305	D18	SM	D17+11,1,10				14570 44 14558 00000
26315	D17	BNF	D18				14582 26 14600 14581
26325	TF	D19+6,017+11					14594 33 00000 00000
26335	D19	CF	D20+6,019+6				14606 26 14636 14600
26345	SM	D20+6,1,10					14618 12 14636 000-1
26355	O20	TF	,MED				14630 26 00000 14341

AFIT VERSION 1620 SPS

		PAGE				
26375	R1T	TFM U33*6,G11	14642	16	04952	J4822
26385	H1	IT,II-1	14654	27	04922	04921
26395	*	MULTIPLY DEFINED LABEL PASS1 OR INCORRECT ADDRESS PASS11	14666	43	14738	00587
26405	BC	D10,J5	14678	16	05105	J7C00
26415	ER10	TFM EVALER-1,17000	14689	1		
26425	DC	1,*,*	14690	49	05722	00000
26435	B	A64	14698			
26445	QORG	*-3	14697	16	05105	J7400
26455	NOISE	DS 1,*	14698	16	05105	J709
26465	ER14	TFM EVALER-1,17400	14710	49	05722	00000
26475	DC	1,*,*	14718	16	05105	R0000
26485	B	A64	14718	16	05105	1
26495	DURG	*-3	14729	1		
26505	ER9	TFM EVALER-1,90000	14730	49	05722	00000
26515	DC	1,*,*	14738	26	14773	05C49
26525	B	A64	14750	11	14773	-0005
26535	D30	QORG *-3	14762	24	01122	00000
26545	T1	D32+11,D26+11	14774	46	14966	00200
26555	AM	D32+11,5,7	14786	46	14822	01200
26565	D32	C ADDKS	14798	27	08654	08653
26575	BC2	U34	14810	17	08524	J4678
26585	BE	G11	14822	24	04945	15431
26595	BT	XCTYL,RCYT1-1	14834	46	14718	01100
26605	BTM	TABBY1,ERIO-7	14846	26	14864	06945
26615	G11	C A63+11,FINAL	14858	25	00000	14217
26625	*	LABEL TABLE IS FULL	14870	21	14217	
26635	BT	TK9	14882	26	14912	14217
26645	TF	U21+6,A63+11	14894	21	14912	14217
26655	O21	*LABCTR	14906	26	00000	01585
26665	A	LABCTR,LABCTR	14918	11	14912	000-5
26675	TF	D22+6,D21+6	14930	26	14960	14912
26685	A	D22+6,LABCTR	14942	32	01118	00000
26695	TF	*INPUT13	14954	26	00000	01122
26705	AM	U22+6,5,10	14966	26	01165	00807
26715	TF	D23+6,D22+6	14978	16	15082	-0000
26725	SF	ADDKS-4	14990	49	02546	00000
26735	D23	*ADDRS	14998	36	00100	00500
26745	TF	ERLAB+10,INPUT+10	15010	36	00172	00500
26755	TFM	INKMM	15022	36	00244	00500
26765	H	A37	15034	36	00316	00500
26775	QORG	*-3	15046	36	00000	00500
26785	TBLCD	RN 100,*500	15072	15		
26795	RN	172,*500	15073	1		
26805	RN	24,*500				
26815	RN	316,*200				
26825	RN	500				
26835	DNB	15				
26845	DC	1,*0				
26855	DC	4,*				
26865	INKRP	DS 5	15082	5		
26875	DC	1,*	15083	1		

AFIT VERSION 1620 SPS

		PAGE	34	
26885	TISTAT DC	30,11111111111111111111111111111110	15113	30
26895	JC 19,480000000004900000	DC 19,480000000004900000	15132	19
26905	DC 1,6	M800000000000000090C000	15133	1
26915	DC 3,-790	DC 3,-790	15136	3
26925	DC 2,-12	DC 2,-12	15138	2
26935	JK 2,-34	DC 2,-34	15140	2
26945	LW 2,-56	DC 2,-56	15142	2
26955	ND 3,-78*	DC 3,-78*	15145	3
26965	PQ, DNB 4	DNB 4	15149	4
26975	DC 12,3100388000019	L100388000019	15161	12
26985	DC 12,4900000000000	M90000000000	15173	12
26995	DC 12,490003600000	M90000360000	15185	12
27005	DNB 3	DNB 3	15188	3
27015	DC 1,0	-	15189	1
27025	DC 4,*	DC 4,*	15193	4
27035	-000, DC 1,0	-000, DC 1,0	15194	1
27045	- DNB 37	BLNKS DNB 37	15231	37
27055	DNB 37	C0NSND DC 12,6000000000	15268	37
27065	-600000000000	-600000000000	15280	12
27075	DNB 1	DNB 1	15281	1
27085	DC 1,0	-	15282	1
27095	DNB 4	DNB 4	15286	4
27105	DC 1,*	-	15287	1
27115	DSASND DC 12,180000000000	J800000000000	15299	12
27125	DNB 1	DNB 1	15300	1
27135	DC 1,9	R,	15301	1
27145	DNB 4	DNB 4	15305	4
27155	DC 1,*	-	15306	1
27165	INSNC DC 12,110000000000	J100000000000	15318	12
27175	DNB 1	DNB 1	15319	1
27185	DC 1,9	DC 1,9	15320	1
27195	DNB 4	N	15324	4
27205	DC 1,*	-	15325	1

27215 TABCON DC 4,1007		15329	4
J007		15333	4
UC 4,1128		15333	4
J728		15337	4
DC 4,02447		15341	4
K447		15345	4
DC 4,-3166		15351	6
L160		15353	2
DC 4,388*		15354	00500
L88*		15366	00000
27265 BRSQ DS 6		15373	00000
27275 DNB 2		15373	1
27285 BLOAD RNC0		15408	35
27295 B 0		15410	2
27305 DORG *-*		15415	5
DC 1,*		15420	5
27315 *		15421	1
27325 DNB 35		15422	1
27335 UC 2,8		15426	4
-8		15431	5
27345 DC 5,96		15442	11
-0096		15442	11
27355 DC 5,115		15442	11
-0115		15442	11
27365 DNB 1		15442	11
27375 DC 1,0		15442	11
-		15442	11
27385 DC 4,*		15442	11
-00*		15442	11
27395 FINAL DS 5		15442	11
27405 *	OPERATION CODE TABLE	15442	11
27415 *	ADD	15442	11
27425 *	ADD IMMEDIATE	15442	11
27435 A	FLOATING ADD	15442	11
DC 11,-41000000215,*	SUBTRACT	15442	11
M100000021N	SUBTRACT IMMEDIATE	15442	11
DC 11,-415,00C0115,*	FLOATING SUBTRACT	15442	11
M15,0000011N	MULTIPLY	15442	11
DC 11,-4641444015,*	MULTIPLY IMMEDIATE	15442	11
M641444401N	MULTIPLY IMMEDIATE	15442	11
DC 11,-62000000225,*	MULTIPLY IMMEDIATE	15442	11
U200000022N	MULTIPLY IMMEDIATE	15442	11
DC 11,-625,00C0125,*	FLOATING MULTIPLY	15442	11
025,000012N	LOAD DIVIDEND	15442	11
DC 11,-4626444025,*	LOAD DIVIDEND IMMEDIATE	15442	11
M662644202N	DIVIDE	15442	11
DC 11,-54000000235,*	DIVIDE	15442	11
N400000023N	DIVIDE	15442	11
DC 11,-545,0000135,*	DIVIDE	15442	11
N45,00013N	DIVIDE	15442	11
DC 11,-465,6453035,*	DIVIDE	15442	11
M654645103N	DIVIDE	15442	11
DC 11,-5344000285,*	DIVIDE	15442	11
N34,000028N	DIVIDE	15442	11
DC 11,-53445400185,*	DIVIDE	15442	11
N345,40018N	DIVIDE	15442	11
DC 11,-4400000295,*	DIVIDE	15442	11
M400000029N	DIVIDE	15442	11

		AFIT VERSION 1620 SPS	PAGE
27555	DC 11,-44540000195..*	DIVIDE IMMEDIATE	15574
	M454000019N	FLOATING DIVIDE	11
27565	DC 11,-464449659595..*	COMPARE	15585
	M644496509N	COMPARE IMMEDIATE	11
27575	DC 11,-43000000245..*	TRANSMIT DIGIT	15596
	M30000004AN	TRANSMIT DIGIT IMMEDIATE	11
27585	DC 11,-435400C045..*	TRANSMIT FIELD	15607
	M354000014N	TRANSMIT FIELD IMMEDIATE	11
27595	DC 11,-63440000255..*	TRANSMIT FIELD IMMEDIATE	15619
	0340000025N	TRANSMIT FLOATING FIELD	11
27605 TDM	DC 11,-63445400155..*	TRANSMIT RECORD	15629
	0344540015N	TRANSMIT RECORD	11
27615	DC 11,-63460000265..*	TRANSMIT SHIFT RIGHT	15640
	0346000026N	TRANSMIT SHIFT RIGHT	11
27625	DC 11,-63465400165..*	TRANSMIT SHIFT RIGHT	15651
	0346540016N	TRANSMIT SHIFT RIGHT	11
27635	DC 11,-63465300065..*	TRANSMIT SHIFT RIGHT	15662
	0346530006N	TRANSMIT SHIFT RIGHT	11
27645	DC 11,-63590000315..*	TRANSMIT NUMERIC STRIP	15673
	0359000031N	TRANSMIT NUMERIC STRIP	11
27655	DC 11,-46625300055..*	TRANSMIT NUMERIC FILL	15684
	M662530005N	TRANSMIT NUMERIC FILL	11
27665	DC 11,-46625900085..*	BRANCH	15695
	M662590008N	BRANCH	11
27675	DC 11,-63556200125..*	BRANCH NO FLAG	15706
	0355620012N	BRANCH NO FLAG	11
27685	DC 11,-63556600175..*	BRANCH NO RECORD MARK	15717
	0355660017N	BRANCH NO RECORD MARK	11
27695	DC 11,-42000000195..*	BRANCH DIGIT	15728
	M2000000019N	BRANCH DIGIT	11
27705	UC 11,-42554600445..*	BRANCH AND TRANSIT	15739
	M255460044N	BRANCH AND TRANSIT	11
27715	DC 11,-42555900455..*	BRANCH AND TRANSIT IMMEDIATE	15750
	M255590045N	BRANCH AND TRANSIT IMMEDIATE	11
27725	DC 11,-42440000435..*	BRANCH AND TRANSIT FIELD	15761
	M244000043N	BRANCH AND TRANSIT FIELD	11
27735	DC 11,-42630000275..*	BRANCH BACK	15772
	M263000027N	BRANCH BACK	11
27745	DC 11,-42635400175..*	BRANCH INDICATOR	15783
	M263540017N	BRANCH INDICATOR	11
27755	DC 11,-62636653075..*	BRANCH NO INDICATOR	15794
	M26365307N	BRANCH NO INDICATOR	11
27765	DC 11,-42420000425..*	CONTROL	15805
	M242000042N	CONTROL	11
27775	DC 11,-42490000465..*	SET FLAG	15816
	M249000046N	SET FLAG	11
27785	DC 11,-42554900475..*	CLEAR FLAG	15827
	M255490047N	CLEAR FLAG	11
27795	DC 11,-52000000345..*	MOVE FLAG	15838
	N20000003AN	MOVE FLAG	11
27805	DC 11,-62460000325..*	MOVE FLAG	15849
	0246000032N	MOVE FLAG	11
27815	DC 11,-43460000335..*	MOVE FLAG	15860
	M346000033N	MOVE FLAG	11
27825	DC 11,-54460000715..*	MOVE FLAG	15871
	N446000071N	MOVE FLAG	11

		PAGE 37
AFTI VERSION 1620 SPS		
27835	DC 11,-480000000485..*	HALT
27845	M8000000.8N	NO OPERATION
	DC 11,-55565700415..*	BRANCH HIGH
27855	N556570041N	BRANCH POSITIVE
	DC 11,-42480000114..*	BRANCH EQUAL
27865	M248000011M	BRANCH EQUAL
	DC 11,-42570000114..*	BRANCH EQUAL
27875	M257000011M	BRANCH EQUAL
	DC 11,-42420000124..*	BRANCH ZERO
27885	M24500012M	BRANCH ZERO
	DC 11,-42650000124..*	BRANCH OVERFLOW
27895	M26900012H	BRANCH EXPONENTIAL OVERFLOW
	DC 11,-42650000144..*	BRANCH EXPONENTIAL OVERFLOW
27905	M26500014H	BRANCH EXPONENTIAL OVERFLOW
	DC 11,-42616500154..*	BRANCH EXPONENTIAL OVERFLOW
27915	M267650015M	BRANCH ANY
	DC 11,-42410000194..*	BRANCH NOT LOW
27925	M24100019M	BRANCH NOT LOW
	DC 11,-42555300134..*	BRANCH NOT NEGATIVE
27935	M25530013M	BRANCH NOT NEGATIVE
	DC 11,-425555C0134..*	BRANCH CONSOLE SWITCH 1 ON
27945	M255550013M	BRANCH CONSOLE SWITCH 2 ON
	DC 11,-4243710014..*	BRANCH CONSOLE SWITCH 3 ON
27955	M243710001M	BRANCH CONSOLE SWITCH 4 ON
	DC 11,-4243720024..*	FLOATING SHIFT RIGHT SUBROUTINE
27965	M243720002M	BRANCH NOT HIGH
	DC 11,-4243730034..*	BRANCH NOT HIGH
27975	M243730003M	BRANCH NOT HIGH
	DC 11,-4243740064..*	BRANCH NOT HIGH
27985	M243740004H	BRANCH NOT HIGH
	DC 11,-4665962147..*	BRANCH NOT HIGH
27995	M662596214P	BRANCH NOT HIGH
	DC 11,-4255648C0113..*	BRANCH NOT HIGH
28005	M255480011L	BRANCH NOT HIGH
	DC 11,-42555700113..*	BRANCH NOT HIGH
28015	M255570011L	BRANCH NOT EQUAL
	DC 11,-42554500123..*	BRANCH NOT EQUAL
28025	M255450012L	BRANCH NOT ZERO
	DC 11,-425566900123..*	BRANCH NOT ANY
28035	M255690012L	BRANCH NO OVERFLOW
	DC 11,-42556500143..*	BRANCH NO OVERFLOW
28045	M255650014L	BRANCH NO EXPONENTIAL OVERFLOW
	DC 11,-42556765153..*	BRANCH NEGATIVE
28055	M255676515L	BRANCH CONSOLE SWITCH 1 OFF
	DC 11,-42554100193..*	BRANCH CONSOLE SWITCH 2 OFF
28065	M2552410019L	BRANCH CONSOLE SWITCH 3 OFF
	DC 11,-42530000133..*	BRANCH CONSOLE SWITCH 3 OFF
28075	M25300013L	BRANCH CONSOLE SWITCH 3 OFF
	DC 11,-42550000133..*	BRANCH CONSOLE SWITCH 3 OFF
28085	M25500013L	BRANCH CONSOLE SWITCH 3 OFF
	DC 11,-42554371013..*	BRANCH CONSOLE SWITCH 3 OFF
28095	M255437101L	BRANCH CONSOLE SWITCH 3 OFF
	DC 11,-42554372023..*	BRANCH CONSOLE SWITCH 3 OFF
28105	M255437202L	BRANCH CONSOLE SWITCH 3 OFF
	DC 11,-42554373033..*	BRANCH CONSOLE SWITCH 3 OFF

PAGE	APIF VERSION 1620 SPS	11
28115	DC 11,-42554374043,,	
M2554374041	BRANCH CONSOLE SWITCH 4 OFF	16190
N2553686120,,	READ NUMERIC TYPEWRITER	16201
N9553686120K	WRITE NUMERIC TYPEWRITER	16212
DC 11,-665563686120,,	DUMP NUMERIC TYPEWRITER	16223
0655368610K	READ ALPHA TYPEWRITER	16234
DC 11,-445563685120,,	WRITE ALPHA TYPEWRITER	16245
M4553685120K	TABULATE TYPEWRITER	16256
DC 11,-594163687120,,	RETURN CARRAIGE TYPEWRITER	16267
N9416368710K	SPACE TYPEWRITER	16278
DC 11,-664163689120,,	FLOATING ADD SUBROUTINE	16289
0641636891K	FLOATING SUBTRACT SUBROUTINE	16300
DC 11,-634263688110,,	FLOATING MULTIPLY SUBROUTINE	16311
0342636881K	FLOATING DIVIDE SUBROUTINE	16322
DC 11,-594363682110,,	FIXED DIVIDE SUBROUTINE	16333
N9436368210K	FLOATING SQUARE ROOT SUBROUTINE	16344
DC 11,-62576368110,,	FLOATING COSINE SUBROUTINE	16355
0257636811K	FLOATING SINE SUBROUTINE	16366
DC 11,-46410000037,,	FLOATING ARCTANGENT SUBROUTINE	16377
M64100000039P	FLOATING EXPONENTIAL BASE 10 SUBROUTINE	16388
DC 11,-46624000027,,	FLOATING NATURAL EXPONENTIAL SUBROUTINE	16399
M662000002P	FLOATING LOG BASE 10 SUBROUTINE	16410
DC 11,-46540000047,,	FLOATING NATURAL LOG SUBROUTINE	16421
M6540000049P	FLOATING SHIFT LEFT SUBROUTINE	16432
DC 11,-46444000057,,	TRANSMIT FLOATING FIELD SUBROUTINE	16443
M6440000059P	BRANCH AND TRANSMIT FLOATING FIELD S	16454
DC 11,-44496500017,,	DEFINE SYMBOL	16465
M449650001P	DEFINE SPECIAL SYMBOL	16476
DC 11,-46625859067,,	DEFINE ALPHA SYMBOL	16487
M66285906P	M441635509P	
DC 11,-464355662077,,	DC 11,-4645763107,,	
M64356207P	DC 11,-46456700117,,	
DC 11,-46624955087,,	M64570011P	
M66295508P	DC 11,-465355647127,,	
DC 11,-46416355097,,	M6539564712P	
M641635509P	DC 11,-46535564712P	
DC 11,-46456763107,,	M65350013P	
M64576310P	DC 11,-46625362157,,	
DC 11,-46456700117,,	M662936215P	
M64570011P	DC 11,-63465362167,,	
DC 11,-465355647127,,	0346536216P	
M6539564712P	DC 11,-42634662177,,	
DC 11,-46535500137,,	M263466217P	
M65350013P	DC 11,-44620000010,,	
DC 11,-46625362157,,	M4620000010	
M662936215P	DC 11,-44626200110,,	
DC 11,-4462200110	28355 XDS	
M4416200001	28365 XDS	
DC 11,-44416200010,,	28375 XDS	
M4416200001	28385 XDS	

	PAGE
AFIT VERSION 1620 SPS	
28395	16498
DC 11.44430000002..	11
M4430000002	DEFINE CONSTANT
DC 11.44424300102..	DEFINE SPECIAL CONSTANT
M4624300102	16509
DC 11.44444300'03..	11
M4414300103	DEFINE ALPHA CONSTANT
DC 11.44424100004..	16520
M462410004	11
28415 XDSA	DEFINE SYMBOLIC ADDRESS
DC 11.44424200005..	16531
M462420005	11
28435 XDSB	DEFINE SYMBOLIC BLOCK
DC 11.44454200006..	16542
M455420006	11
28445 XDNR	DEFINE NUMERIC BLANK
DC 11.-66-14344942..	16553
M455420000	11
28455 DC 0641434494K	WRITE ALPHA CARD
DC 11.-59-14344752..	16564
N91434475K	11
28465 DC 11.-44554344542..	READ ALPHA CARD
M455434454K	16575
28475 DC 11.-42534300094..	DUMP NUMERIC CARD
M233430009H	16586
28485 DC 11.-66554344842..	11
M455434484K	WRITE NUMERIC CARD
28495 DC 11.-59554344652..	16597
N955434465K	11
28505 DC 11.-42534300094..	READ NUMERIC CARD
M233430009H	16608
28515 DC 11.-42555343093..	11
M255534309L	BRANCH NOT LAST CARD
28525 DC 11.-4565947006..	16619
M4565947006	11
28535 DC 11.-84545144008..	DEFINE ORIGIN
M85414-008	16630
28545 DC 11.54565947009..	11
M4565947009	HEAD
28555 DC 11.-6343440016..	16641
03434400016	MORG
28565 DC 11.-63594100106..	16652
03594100100	11
28575 DC 11.-49524342187..	TRANSFER TO PROCESS
M955434218P	16663
28585 DC 11.-50646343007..	11
M064634300P	TRANSFER TO LOAD
28595 DC 11.-60606060606..	16674
00606060606	11
28605 DC 11.-60606060606..	INPUT CONVERSION
00606060606	16685
28615 DC 11.-60606060606..	11
00606060606	*****DUMMY OP CODE*****
28625 DC 11.-60606060606..	16696
00606060606	11
28635 DC 11.-60606060606..	*****DUMMY OP CODE*****
00606060606	16707
28645 DC 11.-60606060606..	11
00606060606	*****DUMMY OP CODE*****
28655 DC 11.-60606060606..	16718
00606060606	11
28665 DC 11.-60606060606..	*****DUMMY OP CODE*****
00606060606	16729
28675 DC 11.-60606060606..	11
00606060606	*****DUMMY OP CODE*****
28685 DC 11.-60606060606..	16740
00606060606	11
28695 DC 11.-60606060606..	*****DUMMY OP CODE*****
00606060606	16751
28705 DC 11.-60606060606..	11
00606060606	*****DUMMY OP CODE*****
28715 DC 11.-60606060606..	16762
00606060606	11
28725 DC 11.-60606060606..	*****DUMMY OP CODE*****
00606060606	16773
28735 DC 11.-60606060606..	11
00606060606	*****DUMMY OP CODE*****
28745 DC 11.-60606060606..	16784
00606060606	11
28755 DC 11.-60606060606..	*****DUMMY OP CODE*****
00606060606	16795

AFIT VERSION 1620 SPS

	PAGE	40
28675	DC 11,60606060606.,	*****DUMMY OP CODE****.
	DC 00606050606	
28685 XDEMD	DC 11,44455544407.,	DEFINE END
	RA-5554007	
28695 SYMBOL DS 1		
28705 DORG SYMBOL		
28715 * ROUTINE TO FIND SIZE OF MEMORY		
28725 START	TR 0,0	
28735 GB	TR 19999,KEC1,2	
28745 BNR G9,0		
28755 B G10		
28765 DORG e-3		
28775 C9	AN G8,3,20,10	
28785 B G8		
28795 DORG e-3		
28805 G10	TF FINAL,G8+6	
28815 SM FINAL,20		
28825 CF LODER1+16		
28835 CF LODER2+76		
28845 TR 00000,STRT2		
28855 *	ROUTINE TO CLEAR INPUT AREA	
28865 TF INPUT-2,CLEVER+9		
28875 TF INPUT+10,CIFER+11		
28885 TF INPUT+18,CLERER+7		
28895 AA3 TFM AA+6,INPUT+20		
28905 AA3 TFM +10		
28915 AM AA+6,2		
28925 CM AA+6,INPUT+140		
28935 BL AA3		
28945 REC1 DSC 2,*,-1		
28955 STRT2 B INITI		
28965 DC 1,*,-4		
28975 DEND START		

16818

AFIT VERSION 1620 SPS

PAGE 41

ADDCON	00725	A21	07250	09730	CSTAT	11726
BCSPC	03874	A22	07384	B66	09882	011
BR0AD	15354	A23	07008	B67	09875	012
BROBB	06134	A24	07052	B68	09930	D13
CASTER	02694	A25	08372	B6	02730	D14
CCOMTR	12966	A26	08016	ASTER	04686	14054
CHVALD	10272	A27	08056	B10	03094	14086
CLERTR	00732	A28	0824	B12	05658	017
CMPION	05754	A29	09082	B13	03802	14558
CMPINS	06242	A2	02010	B14	03962	020
CPIOUT	01494	A32	10556	B15	04022	14838
COMMER	03886	A33	10012	B16	04118	C22
COMSPC	03906	A34	12038	B17	04182	14906
COMSND	15280	A35,	10880	B18	04218	023
COINST	07956	A36	11096	B19	04174	14954
DOLLAR	04150	A37	C246	B21	01918	B83
CSAND	15299	A38	11114	B20	04410	026
EL40TH	01264	A39	01986	B21	0562	021
ENTABL	01592	A41	12338	B22	04648	028
EPRINT	05310	A42	12002	B23	05266	05050
ERCHAR	04274	A43	11998	B24	05246	029
EVALAD	03482	A44	11022	B25	05334	024
EVALER	05106	A45	12378	B26	05382	026
FLAGGR	09262	A46	12666	B27	05438	027
GDEVAL	13650	A47	12506	B28	05462	034
HEADER	05470	A48	11762	B29	05958	14922
INPUT2	00959	A49	02666	B2	01906	D3
INPUT3	01585	A4	C274	B30	05978	13034
INSTRN	09030	A50	13114	B31	06098	09
LABTR	14217	A51	13034	B32	06186	13338
LIMPR	06342	A52	13006	B33	06166	D4
LOADER	01296	A53	13442	B34	06902	05
LOOKR2	01376	A54	13830	B39	06634	13194
LOPPUT	01245	A55	13762	B3	02066	13262
MACROS	12434	A56	13638	B40	06714	07
NOPPEC	00720	A57	13002	B41	06846	13278
NOSINE	10600	A58	14010	B42	06906	D8
NOTYPE	08172	A59	14042	B45	07408	13314
PCHALF	07190	A5	06274	B46	07476	DIN
PICKUP	02984	A60	14518	B47	07456	12470
PNEH1	11516	A61	14262	B48	08252	DJD
PROSSA	13490	A62	05450	B49	08912	12556
PUNCHY	06014	A63	04934	B4	02566	DAC
RETURN	04058	A64	05122	B50	08956	08823
A10	05494	A6	03166	B51	08968	DDB1
A11	03862	A70	13102	B52	09086	08900
A12	03626	A7	05142	B53	09178	OAS
A13	03754	A8	05118	B54	09252	DC
A14	03850	A9	05006	B55	09362	12710
A15	04514	A1	02394	B56	09294	DEND
A16	06142	AA2	02316	B57	09406	11444
A17	06002	ABLE	0916	B58	09426	0678
A18	05838	ADDR	01122	B59	09494	06676
A19	05766	AERB	13998	B60	09386	06440
A1	11164	AJUST	00599	B61	09594	06094
				B62	09630	05910
					CONCD	05912
						05718

AFIT VERSION 1620 SPS

PAGE	42								
EK13	05710	GET1	03974	MULT	04600	NORG	01796	TYPEC	14342
ER14	14698	GET	04294	RLOP	02222	RECMK	02423	TYPE	02423
ER1	02234	GOMHD	13350	RMFL	02302	MASS	11188	WRMS	12678
ER3	03154	GOD01	03366	RMRK	01126	NASI	02774	XDAS	16487
ER5	03778	GODD2	03378	RSCAN	01974	NOISE	14697	XOEND	16817
ER9	14718	GODDB	03342	S1	03670	NUMB	00648	XDNB	16553
LRC0N	12826	GOT0	15132	DK	03318	SEEIM	09282	XOSA	16331
ERDSA	13698	H1	02978	DNE2	00699	SEN	10868	XOSB	16542
ERLAB	01155	HED	14341	OP	03002	SET2	13312	XDS	16465
EV1	05174	INIT2	01810	ORDER	02865	SET	13313	XOSS	16476
F1	10672	INITI	01798	QUIT	00418	SFLAG	13134	ZEP0	00500
F2	10704	INCRM	15082	OVER	11536	SIXTY	13337	SECINS	08416
F3	10660	INPUT	00797	PASS1	02426	SNDUP	08980	SELFIN	04954
F9	16226	IN SND	15318	PCDN1	07616	SNT	11882	SEVENS	11905
FINAL	15431	INST	08764	PCDN2	07748	SPAT	08592	SHEILA	11272
G10	16882	ISTAT	00689	PCDN3	07796	SPEC	03930	STCHAR	10336
G11	14822	II	04922	PCDN	07520	STAR	02522	SUBENT	08542
G13	02450	JSTAR	00659	PDSA	07840	START	16840	SYMTBL	16818
G14	10058	JUST	08944	PLACE	06365	STRT2	17038	TABBY1	08524
G15	02316	K	08812	PLDR	02586	SW2	04910	TABCON	15329
G16	02878	LABL	03825	PNCH1	02438	SYM1	11962	TBLCRD	14998
G17	02898	LAOK	04878	PRDAS	08752	SYM2	11886	TBLEND	04353
G18	02910	LAB	01261	PRDSR	11012	TABBY	08568	TESTAU	13217
G19	02834	LBADD	04830	PRDS	11176	IDM	15629	THINGS	00441
G1	11328	LBLOK	14462	PRSM	08664	TEMP	00730	TISTAT	15113
G20	02090	LDHED	14498	PRSYM	11786	TEMP	00406	TRNUM1	04526
G22	06574	LDRL	14194	PT11	06438	TEST3	04742	TRNUMB	04442
G23	02258	LINE	06502	PT12	06458	TEST	08530	TYPADD	08611
G24	03258	LINK	01128	PTBL	12210	TFADD	04766	TYDOSA	07360
G25	08572	LNTH	00704	RC2	08702	TOBb	04130	TYPINS	09214
G26	02990	L	11559	RCNT	08709	IRAC	01294	WPRNU	05402
G30	11894	LYNN	11248	RCY1	08654	TRANS	09374	ZERONE	09650
G4	04286	MAC1	09750	RCY1	08618	TRA	14146		
G5	08580	MACNU	09670	RDW	08800	TRDSA	13890		
G8	16830	MESS1	01171	READ	02634	TRREC	13090		
G9	16862	MESS2	01201	REC1	17036	TR	05362		

END OF ONE ASSEMBLY.